Rochester Institute of Technology

RIT Digital Institutional Repository

Theses

1996

Process design for charge-injection based imaging array fabrication

Michael Schippers

Follow this and additional works at: https://repository.rit.edu/theses

Recommended Citation

Schippers, Michael, "Process design for charge-injection based imaging array fabrication" (1996). Thesis. Rochester Institute of Technology. Accessed from

This Thesis is brought to you for free and open access by the RIT Libraries. For more information, please contact repository@rit.edu.

PROCESS DESIGN FOR CHARGE-INJECTION BASED IMAGING ARRAY FABRICATION

by

Michael S. Schippers

A Thesis Submitted

in

Partial Fulfilment

of the

Requirements for the Degree of

MASTER OF SCIENCE

in

Microelectronics Manufacturing Engineering

Approved by:

Prof. Lynn F. Fuller (Department Head & Thesis Advisor)

Prof. Karl Hirschman

Prof. Gerrit Labberts

DEPARTMENT OF MICROELECTRONICS MANUFACTURING ENGINEERING COLLEGE OF ENGINEERING ROCHESTER INSTITUTE OF TECHNOLOGY ROCHESTER, NEW YORK JULY, 1996

PROCESS DESIGN FOR CHARGE-INJECTION DEVICE BASED IMAGING ARRAY FABRICATION

I hereby grant permission to the Wallace Library, of the Rochester Institute of Technology, to reproduce my thesis, in whole or in part, with the knowledge that any reproduction will not be for commercial use or profit.

Michael S. Schippers

25 July, 1996

PROCESS DESIGN FOR CHARGE-INJECTION DEVICE BASED IMAGING ARRAY FABRICATION

I hereby grant permission to the Wallace Library, of the Rochester Institute of Technology, to reproduce my thesis, in whole or in part, with the knowledge that any reproduction will not be for commercial use or profit.

Michael S. Schippers

25 July, 1996

Abstract:

Charge-injection devices (CID's) have been around almost as long as charge-coupled devices (CCD's), yet have generally been overlooked for solid state imaging applications due to their slower operating speeds. However, CID arrays offer advantages over CCD based arrays for certain applications where spectral response and/or X-Y addressing are required.

In order to fabricate CID based imaging arrays, a single level poly CMOS (p-well) process has been modified into a double level poly CMOS (p-well) process that will allow fabrication of both imaging structures and drive circuitry. These modifications are optimized for CID based structures, yet will also allow working CCD based arrays to be fabricated with this process.

Measurements obtained from processed wafers were compared to values obtained using SUPREM IV simulation software from Technology Modeling Associates Inc. and after analysis, further recommendations were made to improve the process.

Table Of Contents

| List Of Figures | | | | | |
|-----------------|-----|-----------------------------------|-------|--|--|
| Chapter | 1. | Introduction | 1 | | |
| Chapter | 2. | Theory | | | |
| | 2.1 | Charge-Injection Device | 13 | | |
| | 2.2 | Parameter Extraction Techniques | 32 | | |
| Chapter | 3. | Procedure | | | |
| | 3.1 | CMOS Process Description | 50 | | |
| | 3.2 | CMOS Process Modifications | 67 | | |
| | 3.3 | Process Simulation | 75 | | |
| Chapter | 4. | Results | 77 | | |
| Chapter | 5. | Analysis & Discussion | 80 | | |
| Chapter | 6. | Conclusions | 89 | | |
| Appendi | ces | | | | |
| | A | CMOS Process Descriptions | . A-1 | | |
| | B | Test Chip And Device Chip Designs | . B-I | | |
| | С | Process Simulation Files | C-1 | | |
| | D | Parameter Measurements | D-I | | |
| | E | Wafer Map | E-l | | |
| Reference | ces | | F-1 | | |

List of Figures

| Figur | Page | |
|--------|---|----|
| 1.1 | Potential Well Diagram for a Three-Phase CCD | 2 |
| 1.2 | Bulk Channel CCD | 3 |
| 1.3 | Wavelength vs. Absorbtion Length in Silicon | 8 |
| 1.4 | CID Pixel Structure | 9 |
| 1.5 | CID Imager Architecture | 10 |
| 2.1.1 | Basic CID Pixel Layout | 14 |
| 2.1.2 | Basic CCD Layout (Side View) | 15 |
| 2.1.3 | Metal, Oxide, and Semiconductor Band Diagrams | 17 |
| 2.1.4 | MOS Band Diagram | 18 |
| 2.1.5 | MOS Band Diagram at $\Phi_{surface} = 2(E_F - E_i)$ | 21 |
| 2.1.6 | MOS Band Diagram at V _{flatband} | 22 |
| 2.1.7 | MOS Band Diagram for $V_{app} < -0.4$ | 23 |
| 2.1.8 | Horizontal View of CID Pixel | 25 |
| 2.1.9 | CID in Inversion Mode | 27 |
| 2.1.10 | CID in Zero Level Sense | 28 |
| 2.1.11 | CID in Signal Sense | 29 |
| 2.1.12 | CID in Injection Mode | 30 |
| 2.2.1 | Resistance as a Function of Three Dimentions | 33 |
| 2.2.2 | The Van Der Pauw Resistor | 35 |
| 2.2.3 | The Cross-Bridge Kelvin Resistor | 37 |
| 2.2.4 | Diffusion Region Overlap | 38 |
| 2.2.5 | Transistor Gate Length and Channel Width | 40 |
| 2.2.6 | Conductivity Curve to Extrapolate Threshold Voltage | 43 |
| 2.2.7 | I_D - V_D Conductivity Curve for Calculation of λ | 45 |
| 2.2.8 | G_M Plot on I_D - V_G Conductivity Curve | 46 |
| 2.2.9 | NMOS Subthreshold Conductance Curve | 48 |

| 3.1.1 | CMOS Mask Level 1 After Well Implant | 53 |
|--------|--|----|
| 3.1.2 | Post Well Drive | 54 |
| 3.1.3 | CMOS Mask Level 2 After Nitride and Oxide Etch | 55 |
| 3.1.4 | CMOS Mask Level 3 After Channel Stop Implant | 56 |
| 3.1.5 | CMOS Mask Level 4 After NMOS Vt Implant | 57 |
| 3.1.6 | CMOS Mask Level 5 After Polysilicon Etch | 58 |
| 3.1.7 | Pixel Structure and PMOS Transistor After Polysilicon Etch | 59 |
| 3.1.8 | Transistors After Second Polysilicon Layer Etch | 60 |
| 3.1.9 | Pixel Structure and PMOS Transistor After Second Poly Etch | 61 |
| 3.1.10 | Top View of PMOS Transistor and Pixel Structure | 62 |
| 3.1.11 | CMOS Mask Level 7 After P ⁺ S/D Implant | 63 |
| 3.1.12 | CMOS Mask Level 8 After N ⁺ S/D Implant | 64 |
| 3.1.13 | CMOS Mask Level 9 After Contact Cut Etch | 65 |
| 3.1.14 | CMOS Mask Level 10 After Aluminum Etch | 66 |

ACKNOWLEDGEMENTS

The author wishes to thank the following people for their help in the completion of this work:

Karl Hirschman: the "most recent" addition to the Thesis committee

Scott Blondell: for all the late nights

Dave Yackoff & Clay Reynolds: for never complaining about what was broken

Frank Casilio: for his help with Mentor Graphics™

I. Introduction:

The field of solid state imaging has been overwhelmingly dominated by the use of Charge Coupled Devices (CCD's) since their invention in 1970. CCD's with individual pixels numbering as high as 66 million have emerged as the preferred device for almost all electronic imaging applications. However, structural and operational limitations are causing the CCD to be replaced by Charge Injection Devices (CID's) for certain applications that benefit from the CID's unique advantages.

To understand the advantages of the CID, one must first become familiar with the principles behind CCD operation. A CCD is a specific type of charge transfer device which, in its simplest form, can be thought of as a series of interconnected MOS capacitors. Photons which pass through the gate electrode generate electron-hole pairs, from which minority carriers are then collected and stored in potential wells at the surface of the semiconductor. The stored charge can be transferred along the surface by altering the potential (i.e.: voltage) applied to individual gate electrodes in a controlled fashion.



fig. 1.1 Potential well diagram for a three-phase CCD

Since the charge resides at the "surface" (the Si / SiO₂ interface) of this device, it is referred to as a **surface channel** CCD (SCCD). This structure has several disadvantages, the most obvious being the interaction of the stored charge with the interface states. Charge moving along the device can be captured by the interface states, resulting in charge loss or lowered transfer efficiency. One solution to this problem was the invention of the *bulk* (i.e.: buried) *channel CCD* (BCCD), which moves charge away from the surface into a diffused / ion implanted channel where it is stored as majority carriers.



Fig. 1.2 bulk channel CCD⁽¹⁾

Although charge can interact with bulk recombination / generation (R-G) centers in the channel (i.e.: impurities or dangling bonds within the crystal lattice), the degree of modern process control allows the R-G center density to be more easily controlled than the interface state density. This gives the BCCD a performance advantage over the SCCD. BCCD's collectively refer to two sub-categories of CCD's; **buried channel** CCD's and **peristaltic** CCD's. The term buried channel CCD is usually used in reference to BCCD's with a channel (usually N-type) depth of a micron or less, while peristaltic CCD refers to a BCCD with a channel depth of several microns (again usually N-type) grown by epitaxy.

When the charge is transferred between adjacent potential wells there is an unavoidable loss in net charge. this results because of either insufficient time for all the charge to flow between wells, charge captured by interface/recombination-generation states where the emission time is longer than the transfer time, or the presence of potential barriers between the wells. The overall effects on charge loss refer to the *charge transfer efficiency* (CTE), which can be thought of in terms of *charge transfer inefficiency* (CTI): $CTE = (CHARGE_{before transfer} - CHARGE_{after transfer}) / CHARGE_{before transfer}$ (1.1)

$$\mathbf{CTI} = \mathbf{CHARGE}_{\text{before transfer}} / \mathbf{CHARGE}_{\text{after transfer}}$$
(1.2)

$$\mathbf{CTE} = \mathbf{1} - (\mathbf{CTI}) \tag{1.3}$$

(the actual expression for charge transfer efficiencies much more complex than this simplified relation, since it takes all effects into account). Acceptable charge transfer generally refers to an efficiency level of 99.99 %, and is directly dependent on such parameters as gate length, channel doping, clocking frequency, substrate bias, and applied gate potential (i.e.: clocking pulse amplitude). Some CCD's improve transfer efficiency by filling the entire channel with a large background charge (known as a *fat zero*), which increases self-induced carrier drift and helps reduce the charge lost in transfer for small packets of charge. Since this method reduces low level sensitivity, charge transfer inefficiency must be kept as low as possible to prevent performance degradation. Even with high transfer efficiencies, it is evident that overall efficiency will decrease and signal distortion will increase as the number of **pixels** (individual light sensing areas) on the array increases.

Another problem effecting transfer efficiency (and signal distortion) is dark current. Dark current refers to the additional current resulting from thermally generated minority carriers, and is inversely proportional to carrier lifetime. For quality substrates with long lifetimes on the order of 100 µseconds, dark current is essentially surface-state dominated and on the order of 30 nA/cm² (much lower in buried channel devices where it is caused by thermal generation in the bulk). While this would seem to only slightly effect low level sensitivity, it becomes a serious issue when the fact that impurities increase the level of dark current is considered. Charge packets transferred through a pixel with a high localized impurity level will be distorted by the increased level of dark current, in comparison to charge packets which are not. Thus, the entire row on the array which transfers charge packets through the affected pixel will have its signal distorted, or smeared.

Another distortion problem which plagues CCD's is *blooming*. Blooming occurs when the potential well of a pixel reaches its maximum storage capacity, and excess charge spills out and fills up adjacent pixels. This can easily be visualized by thinking of the effect which occurs when a video camera is pointed at a bright light. The intensity of the light is such that

6

so many minority carriers are generated, the image appears to "white out" in an effect similar to that which occurs in a snow storm. Bulk channel CCD's consisting of a diffused P-region on an N-type substrate (where the resulting p-n junction is reverse biased) exhibit reduced blooming effects, but the close proximity of adjacent pixels makes this problem hard to eliminate.

Last, there is the problem of *spectral response*. CCD's require incident photons to pass through the gate electrode and gate oxide in order to generate electron-hole pairs in the substrate. Doped polysilicon is by far the most common gate material, yet even thinning to minimal 1500 Å thickness' (with a 500 Å gate oxide) results in poor response to wavelengths less than 500 nm:



fig. 1.3 Wavelength vs. Absorption length

CID based imaging arrays are not affected by these problems to the same extent which CCD's are, mainly because of their unique pixel structure. When CCD's were first conceived by Bell laboratories, the smallest metal lines that could be patterned were ~10µm wide. Providing a means to access individual pixels directly would have reduced the amount of light sensing area on the chip to an unacceptably low percentage. The solution was to connect rows of pixels together and place the address and amplifier circuitry at the row and column ends, thus providing an acceptable percentage of the chip

was composed of light sensing structures. As a result CCD's lack X-Y addressability, a major limitation for applications involving image shift/rotation.

The CID's structure essentially requires it to function in an X-Y addressable mode. Individual pixel structures are composed of two intersecting MOS capacitors in an orthogonal layout:



fig. 1.4 CID pixel structure⁽²⁾

A column of pixels will have one continuous polysilicon layer for the first capacitor electrode, which provides a common column electrode for all pixels in the vertical direction. The second polysilicon layer forming the other electrode, will be common to all pixels in a horizontal row. Thus, individual pixels can be accessed by isolating a row for pixel readout at individual columns:



fig. 1.5 CID Imager Architecture⁽³⁾

With X-Y addressability being inherent to both the structure and readout technique, CID's do not require high *charge transfer efficiencies* and are not readily affected by signal distortion resulting from *dark current*. Being able to address individual pixels allows for faulty pixels to be ignored without seriously impacting image quality. CID's with bad pixels can still provide excellent image quality, while each bad pixel in a CCD distorts the entire row in which it is located. In other words, CID's with defective pixels can be sold as working devices but CCD's must be totally defect free to function properly. This makes CID's much easier to fabricate than CCD's.

The CID's unique structure also provides excellent control against $blooming^{(4)}$. In general, CID's are P-channel devices created on low Resistivity N-type epitaxial Silicon. The N-type epi is grown on P-type substrates, the surface of which is P⁺ type. This construction essentially forms a reverse biased p-n junction inside every pixel, which collects excess minority carriers and sweeps them into the P⁺ layer. By providing such an easy path to the substrate, blooming effects are almost nonexistent in CID's.

Spectral response is also significantly improved by the CID's pixel structure. Only about half of the pixel area on a CID is covered by polysilicon, the rest is covered by the gate oxide. With just \sim 500 Å of SiO₂

11

covering half the pixel, wavelengths as small as 400nm will have a significantly improved chance to photogenerate electron-hole pairs in the substrate. Thus, CID's show excellent spectral response over the whole range of the visible spectrum, while CCD's typically lack good response for the "blue-green" through "violet" colors of visible light ⁽⁵⁾.

II. Theory:

2.1 Charge-injection Device Theory:

The charge-injection device structure (CID) is gaining acceptance for solid state imaging applications as a result of its unique advantages over imaging arrays based on charge-coupled devices (CCD's). The CID imaging technique utilizes injection and (or) intracell transfer to sense photogenerated charge at each individual pixel, which can then be addressed in an X - Y manner. This is in direct contrast to the CCD structure, which requires the photogenerated charge "packet" be transferred along adjacent pixels to a predesignated sensing site. The advantages result from the structure of the CID pixel which is based on the metal-oxide-semiconductor (MOS) capacitor, and consists of two intersecting capacitors that overlap to form a cross pattern (in fig. 2.1.1):



fig. 2.1.1 Basic CID layout

In this schematic the poly1 and poly2 lines represent the capacitor structures formed, respectively, by the first and second layers of deposited polysilicon during fabrication. These capacitor plates would each have the same gate oxide thickness underneath, and would be insulated from each other by an oxide formed on the surface of the first poly layer. Although the capacitor structure would only cover about half the pixel's surface area (defining where potential wells would form in the substrate to collect photogenerated charge), carriers formed in the exposed regions of the substrate would also be collected, since they would diffuse from the bulk into the potential wells. While the CCD is also based on the MOS capacitor, its individual rows (or columns) consist of numerous interconnected and overlapping capacitor structures (fig. 2.1.2):



fig. 2.1.2 Basic CCD layout

This results in long series of pixels that must accurately transport individually sensed charge along with the photogenerated charge from preceding pixels, and virtually eliminates the possibility of X - Y addressing. While columns (rows) of CID pixels can be interconnected by one continuous capacitor structure, they will remain X - Y addressable by isolating the other capacitor structure contained within the pixel. To better explain the unique advantages which the CID pixel structure has to offer requires a review of the structure and operation of the MOS capacitor.

The MOS capacitor refers to a system of metal and semiconductor layers separated by an oxide layer. The oxide layer can be replaced by any suitable insulator (also known as metal-insulator-semiconductor; MIS) but Silicon dioxide is by far the most common, as is evident in the general usage of the MOS capacitor acronym. The metal layer usually consists of either Aluminum, a degenerately doped polysilicon, or a silicide formed from polysilicon, either of which exhibits an energy band diagram similar to a metal. For simplicity, the Aluminum (AL)-Silicon dioxide (SiO₂)-p-type semiconductor (P-Si) composition will be used to explain the workings of the MOS system.

Starting with the energy band diagrams of all three materials prior to their contact, it is evident that all three materials posses different *work* functions (Φ):



fig. 2.1.3 Metal, Oxide, and Semiconductor band diagrams

The *work function* being the energy required to move an electron from the Fermi level (E_F) to the Vacuum level (E_0) in a given material. Here E_0 refers to the *Vacuum level* which is a continuous function of position, and E_f refers to the *Fermi level* which can be thought of as the average energy for the valence electrons, and has an occupation probability of 1/2. In reality the *Fermi level* corresponds to the *Fermi energy* (defined as the energy in a

material below which all electron states are filled), but thinking of it in this manner reduces the complexity of the explanation. Before contact the *Fermi level* is different for all three materials, with respect to E_0 . When the materials are placed in contact with each other and allowed to reach equilibrium (electrical contact is also made between the Al and P-type Silicon), the Energy band diagram is altered to the following configuration:



fig. 2.1.4 MOS band diagram

The electrons move from the material in which they posses a higher average energy (Aluminum) to a lower energy location (P-type Si). Since an electrical contact had also been made between the Aluminum and P-type Silicon, negative charge in the form of electrons transferred into the semiconductor because the work function for Al is 0.8 eV less than that of the semiconductor. This resulted in a thin layer of positive charge (equal in magnitude to the lost electrons) in the Aluminum at the Al-SiO2 interface, and a corresponding accumulation of negative charge in the semiconductor at the SiO₂/P-type interface. It should be noted that the SiO₂ layer is assumed to be neutral in this ideal example; in reality it would contain a certain amount of positive charge. Since the Semiconductor is P-type, the negative charge results from the exposure of the ionized acceptor atoms as the majority carrier holes are repelled from the surface by the positive charge layer in the Aluminum. This energy difference corresponds to a drop in voltage of 0.4 eV, which divides itself across the SiO_2 and space charge regions. The energy bands for the two materials have correspondingly "bent" in response to this

voltage drop, with the exception of E_f which is continuous through all three materials (it must be constant throughout a system at equilibrium). The difference between E_F and E_i at the semiconductor surface is the *surface potential* : Φ_s . One result of this constant E_f with respect to the band bending, is that the surface of the P-type semiconductor now appears to be less P-type and more N-type. This effect is important because the surface of the semiconductor can be altered from its original type by the application of a suitable voltage to the Aluminum layer.

Applying a larger positive voltage to the Aluminum will cause more of the space charge layer to be exposed in order to balance the energy difference. The space charge layer can only be exposed to a certain thickness before inversion sets in, which is dependent on the doping level in the semiconductor material. This thickness, referred to as X_{dmax} , can be written in a form similar to that of a one-sided pn junction:

$$X_{dmax} = ((2 \ \mathcal{E}_{S} \ \Phi_{S})/(q \ N_{a}))^{1/2}$$
(2.1.1)

where \mathcal{E}_{s} is the permittivity of the semiconductor and N_a is the doping level of the semiconductor. Larger positive potentials cannot be balanced by the maximum space charge thickness, and cause electrons (from the substrate and thermally generated in the space charge region) to accumulate at the semiconductor surface. When E_f at the surface is far above E_i, to the point where the surface potential is equal to $2(E_f - E_i)$ in the bulk (original spacing no band bending), the electron concentration at the semiconductor surface will equal the hole concentration in the bulk of the semiconductor. The energy band diagram would now look like (fig. 2.1.5):



fig. 2.1.5 MOS band diagram at $\Phi_{SURFACE} = 2(E_F - E_i)$

This condition is known as the *threshold inversion point* and the applied voltage that creates it is called the *threshold voltage*. Applying a negative voltage (with a magnitude less than 0.4 volts) will decrease the space charge width and decrease the degree of band bending. When the magnitude of the negative voltage is equal to 0.4 volts the system will have reached the condition of flat band, where no band bending or space charge layer exist:



fig. 2.1.6 MOS band diagram at $V_{FLATBANB}$

Negative voltages greater in magnitude than 0.4 volts will allow holes to accumulate at the surface and cause the energy bands in the semiconductor to bend upwards (fig. 2.1.7):



fig. 2.1.7 MOS band diagram for $V_{APP} < -0.4$

This basic knowledge of the behavior and operation of the MOS capacitor can now be applied to the CID pixel structure to provide a simplified understanding of its operation. As was previously stated, CID based arrays are normally fabricated on N⁺ type epitaxial layers. The behavior will therefore be slightly different than the previously defined MOS capacitor; positive voltages will cause majority carriers (electron) to accumulate at the semiconductor surface, while negative voltages will expose the space charge region (depletion) and cause minority carrier (holes) inversion. In addition, the N⁺ epitaxial region is positively biased to create a reverse biased p-n junction underneath each pixel. Placing a large negative potential (the epi layer is biased positive) on both electrodes would result in the formation of space charge regions (i.e.: potential wells) under both polysilicon electrodes:





Photons, which pass either through the thin gate oxide into the bulk or through the polysilicon gate(s) into the space charge region, generate electron-hole pairs with the holes then being stored in the potential wells. The reverse biased p-n junction in each pixel serves to protect them from the effects of *blooming*; the condition where a sufficient number of minority carriers generated in one pixel contaminate adjacent pixels. If more holes are generated in each pixel than the potential well can hold, the excess will escape only to diffuse into the p-n junction and swept into the substrate bulk. Arrays with pre-amplifier structures connected to each row (poly 2 electrode) allow the column electrode (poly 1) to exist as a continuous structure over the column length, and will bias the column more negative than the rows to create a "deeper" potential well for charge storage. Examination of two readout techniques, *non destructive readout* and *destructive readout*, provides an understanding of logic behind these concepts. Starting with both electrodes negatively biased (column bias larger than row bias) and sufficient charge in the potential wells, the device is observed to be in (a) accumulation (i.e.: inversion):



fig. 2.1.9 CID in accumulation mode

The more negatively biased column has a "deeper" potential well beneath it, where the collected charge then accumulates. Next, the sense pad is allowed to float unbiased while its potential is read; this is known as (b) "zero level" sense:


fig. 2.1.10 Zero level sense

After reading the "zero level" potential a positive bias is applied to the column electrode (high), which causes the potential well beneath it to collapse and injects the stored charge into the remaining well under the row (sense) electrode:



fig. 2.1.11 CID in signal sense

This is known as (c) "signal" sense. The appearance of charge under the row (sense) electrode causes a change in its potential, which corresponds to the amount of stored charge injected from the potential well under the column electrode (V = Q/c). By reading the shift in the voltage over the row electrode, the amount of photogenerated charge in the well can be inferred.

The combination of steps (a), (b), and (c) are known as *non destructive readout* (NDRO) since at this point the column electrode can be driven low to form a deeper potential well and start the cycle over. If *destructive readout* (DRO) is desired, a large positive potential must be applied to the row electrode as well. This step, referred to as (d) *injection*, collapses the potential well and injects the stored charge into the substrate:

"sense pad"



fig. 2.1.12 CID in injection mode

The injection pulse(s) must be of sufficient duration and magnitude in order to eliminate charge from the pixel as efficiently as possible. Although it is possible to use a variation of the injection step (d) as a method for reading stored charge (as much older designs have done), using NDRO with or without DRO appears to be the most useful way to exploit the advantages of a CID-based array.

2.2 Parameter Extraction Techniques:

Evaluation of the double level polysilicon P-well CMOS process consisted of the same techniques and structures used to evaluate the single level polysilicon P-well CMOS process, from which it was based. This included sheet resistance measurements using the Van Der Pauw resistor, contact resistance measurements using the Cross bridge Kelvin resistor, and the extraction of several characterization parameters from the (enhancement mode) MOS transistor structures. All measurements were made using the standard factory P-well CMOS test programs in conjunction with the HP-4145 Semiconductor Parameter Analyzer, the Rucker & Kohls 681A semiautomatic wafer prober, and the Keithly model 7001 switch system.

Fabricated Semiconductor layers that have been doped by ion implantation and/or diffusion, will posses non-uniform doping profiles. Resistivity is a function of doping concentration *and* the depth of the diffusion, which complicates device and circuit design. However, utilizing the parameter of *sheet resistance* can simplify the process, since it removes the need for understanding the specifics of the diffusion profile. Considering a resistor with respect to all three dimensions can help to explain the concept of sheet resistance, along with its benefits. A uniformly doped block of material can be thought of as a resistor with a resistance value of R ohms:



$$\mathbf{R} = \boldsymbol{\rho} \, \mathbf{L} \, / \, (\mathbf{T} \cdot \mathbf{W}) \tag{2.2.1}$$

fig. 2.2.1 resistance as a function of three dimensions

Where R can be expressed in terms of the blocks dimensions with the addition of the materials *Resistivity*; ρ . Resistance is inversely proportional to the cross-sectional area of the resistor, but is proportional to the Resistivity.

The expression for resistance can be rewritten as:

$$\mathbf{R} = (\rho / \mathbf{T}) / (\mathbf{L} / \mathbf{W}) = \mathbf{R}_{sh} (\mathbf{L} / \mathbf{W})$$
(2.2.2)

Where \mathbf{R}_{sh} is the *sheet resistance* of the material, a variable that is expressed in terms of ohms per square. Redefining the (L/W) ratio in eq. (2.3.2) as the number of "squares", specific value resistors can now be designed in materials of known sheet resistance by defining only a length and width.

To accurately measure the sheet resistance of a material requires using a *Van Der Pauw* resistor:



fig. 2.2.2 The Van Der Pauw resistor

By forcing a current (I) through the structure to ground (GND) and reading the voltage drop across it $(V_1 - V_2)$, the sheet resistance can be calculated using:

$$\mathbf{R}_{sh} = ((\mathbf{V}_1 - \mathbf{V}_2) / \mathbf{I}) \bullet (\mathbf{\Pi} / \ln 2)$$
(2.2.3)

For the most accurate \mathbf{R}_{sh} , values should be extracted from a plot of current (I) vs. voltage (V) where the difference in voltage remains constant while the current linearly increases. Sheet resistance measurements were made in this manner for both diffusion (P-well, N+, and P+) and thin film (metal, N- poly, and N+ poly) Van Der Pauw structures.

Contact resistance (\mathbf{R}_{co}) is the physical parameter used to characterize the incremental resistance of the micron-scale metal-semiconductor contacts. Contact resistance is generally determined by the extraction of *the contact size independent parameter* ρ_c (expressed in units of mho/um²) from electrical measurements performed on the **cross-bridge Kelvin resistor** (**CBKR**) structure:



fig. 2.2.3 The cross-bridge Kelvin resistor

The CBKR structure is used to determine the contact resistance produced when current is passed between two layers. From this structure either the contact resistance associated with a specific sized contact opening \mathbf{R}_{co} or the contact size-independent parameter ρ_c can be calculated. This can be accomplished using either the graphical or direct method, with the direct being preferred at RIT. While the graphical method is the most accurate of the two, it requires at least ten sets of contacts that vary in length (l) along with at least two different sizes of *diffusion overlaps* (δ) for each length:



fig. 2.2.4 diffusion region overlap

The values of $\log_{10} (\mathbf{R}_{CBKR}/\mathbf{R}_{sh})$ must then be plotted versus $\log_{10} (1/\delta)$ on a set of universal CBKR curves (see appendix). The universal resistance curve

which gives the closest match will thus indicate the contact resistance. Although less accurate than the graphical method, the direct method is much faster since it allows for both R_{co} and ρ_c to be determined at each CBKR structure. In this method a current of known magnitude is forced through the CBKR structure, and the voltage is measured at V_1 and V_2 . The measured difference in voltage is then used to calculate either the contact resistance for a specific sized opening R_{co} or the size-independent parameter ρ_c with a modified version of Ohm's law;

$$\mathbf{R}_{co}\left(\Omega\right) = \left(\mathbf{V}_{1} - \mathbf{V}_{2}\right) / \mathbf{I}$$
(2.2.4)

$$\rho_{\rm c} \left(\Omega / {\rm um}^2 \right) = \left(\left({\rm V}_1 - {\rm V}_2 \right) / {\rm I} \right) \cdot \left(1 / \left(11 \cdot 12 \right) \right) \tag{2.2.5}$$

where (11) and (12) indicate the length and width of the contact opening. The measured structures were all designed with $\lambda = 4\mu m$ and consisted of $8\mu m x$

 $8\mu m$ sized contacts for the Al-poly1 and Al-P⁺ CBKR's, while the Al-N⁺ CBKR possessed a $4\mu m \times 4\mu m$ sized contact.

Evaluation of the MOS transistors required that several parameters be extracted from the NMOS and PMOS structures. NMOS transistors possessing a gate length (L_g) of 6µm and a channel width (W_c)of 32µm were used with PMOS transistors of gate length 16µm and 32µm channel width:



fig. 2.2.5 transistor gate length $L_{\rm g}$ and channel width W_{\circ}

to extract values for threshold voltage V_T , the channel length modulation parameter λ , transconductance (i.e.: gain) G_m , the minimum sub-threshold current I_{submin} , the maximum sub-threshold current I_{submax} , the sub-threshold slope ST_s , and evaluate the body effect.

The *threshold voltage* (V_T) is the applied gate voltage that initiates conduction between the source and drain in the MOS transistor. Referring back to the energy band diagrams of section 2.1, it can also be thought of as the applied gate voltage required to invert the surface of the semiconductor beneath it. It is dependent on processing factors, and can be generally expressed as:

$$\mathbf{V}_{\mathrm{T}} = ((\mathbf{q}\mathbf{N}_{\mathrm{a}}\mathbf{x}_{\mathrm{dt}}) - \mathbf{Q}_{\mathrm{SS}}) \cdot (\mathbf{t}_{\mathrm{ox}} / \boldsymbol{\varepsilon}_{\mathrm{ox}})) + \boldsymbol{\Phi}_{\mathrm{ms}} + 2\boldsymbol{\Phi}_{\mathrm{fp}}$$
(2.2.6)

where N_a is the substrate doping, x_{dt} is the maximum space charge thickness, Q_{SS} ' is equivalent gate oxide charge, tox is the thickness of the gate oxide, ε_{ox} is product of the SiO₂ dielectric constant (3.9) and the permittivity of free space (8.85e⁻¹² F/m), Φ_{ms} is the metal-semiconductor work function difference, and $2\Phi_{fp}$ is the surface potential at threshold inversion. The threshold voltage is extracted from a MOS device by using a conductivity curve, which plots the gate voltage (V_g) versus the drain current (I_d) for drain voltages (V_d) less than $2\Phi_{fp}$. The absolute drain voltage is fixed at an acceptably low level (usually 0.05 to 0.1 volts) and the linear portion of the conductivity curve is extrapolated to I_d = 0 volts:



fig. 2.2.7 typical conductivity curve to extrapolate threshold voltage

This point, the intercept the X-axis, is defined as the *threshold voltage* V_T for the MOS transistor.

The channel length modulation parameter λ is equal to the slope of the I_D-V_D conductivity curve in saturation, divided by the current at the onset of saturation. It can be thought of as an indication of the extent to which the drain-to-source voltage impacts the *effective channel length*. Since the source-drain regions extend under the transistor gate, the actual channel length is somewhat less than the length of the gate. Add this to the fact that space charge regions between the source-drain and channel (formed from reverse biasing with respect to the substrate) also reduce the actual channel length, and the importance of *effective channel length* along with λ becomes obvious. The value of λ for a MOSFET can be determined from its I_D-V_D conductivity curve (done at RIT for a specific gate voltage). The slope of the curve in saturation mode is divided by the current at the onset of saturation, a point corresponding to a drain voltage (V_{Dsat}) equal to the difference of gate voltage (V_G) minus the threshold voltage (V_T):



fig. 2.2.8 I_D - V_D conductivity curve for calculation of λ

As measured, λ will be in units of 1/volts.

The *transconductance* G_m of a MOSFET can be thought of as the transistor "gain", since it is defined as the change in drain current (I_D) with respect to the corresponding change in gate voltage (V_G). Transconductance is dependent on device geometry, threshold voltage, and carrier mobility. In the non-saturation region it is a linear function of V_{DS} but independent of V_{GS} ,

while in the saturation region it is a linear function of V_{GS} and independent of V_{DS} . In addition G_M can be plotted on an I_D - V_G conductivity curve, and measured at the peak value:



fig. 2.2.9 Plot of $G_{\rm M}$ on $I_{\rm D}\text{-}V_{\rm G}$ conductivity curve

Finally, the parameters of subthreshold slope ST_{S_i} minimum subthreshold current I_{Dsubmin}, and maximum subthreshold current I_{Dsubmax}, are all used to describe the behavior of free charges in the channel for voltages less than V_{T} . The basic model for the MOS transistor assumes no carriers exist in the channel until the threshold voltage is reached on the gate. Although a valid assumption for most conditions it fails at voltages approaching the threshold voltage, since the minority carrier density in the channel changes exponentially with respect to channel voltage. Thus, significant currents can exist at conditions between weak inversion and strong inversion (i.e.: $\langle V_T \rangle$). Since a MOSFET is not considered to be "on" until the channel conducts a microamp of current (1e⁻⁶ Amps), the maximum subthreshold current $I_{dsubmax}$ should not exceed this value. The minimum subthreshold current Idsubmin should also be significantly less than a microamp to result in an acceptable value of subthreshold slope ST_S . Subthreshold swing SS is defined as the change in V_G that produces a decade increase in the subthreshold current:

$$SS = \Delta V_G / \Delta \log I_{Dsub}$$
(2.2.7)

A small value for the subthreshold swing is desirable, since it implies tight control of the channel current by the gate. The subthreshold swing conductivity curve is normally plotted with I_{Dsub} on a logarithmic Y-axis and V_G on a linear X-axis. Thus, a large *subthreshold slope* ST_S would indicate good control between the "on" and "off" states of the transistor, and a significant difference between $I_{Dsubmin}$ and $I_{Dsubmax}$ would imply a sharp transition between the "on" and "off" states.



fig. 2.2.9 subthreshold conductance cure for NMOS

Subthreshold slope, the minimum subthreshold current, and the maximum subthreshold current are all measured from the same logarithmic conductivity plot (for a MOSFET) by sweeping the gate voltage in small steps with a slight bias applied to the drain. This is similar to the method of determining V_T except that the steps for V_G are smaller.

III. Procedure:

3.1 CMOS Process Description:

CMOS (Complementary Metal Oxide Semiconductor) process technology evolved in the mid-1970's to reduce power dissipation problems, and has become the dominant process technology today ⁽⁶⁾. The specifics of CMOS processing are beyond the scope of this thesis, so the explanation and background will be kept general.

As the era of very large scale integration (VLSI) emerged, the dominant process technology was NMOS (N-channel Metal Oxide Semiconductor). This was due to it's speed advantage over PMOS, the high functional packing density which it allowed, and the inexpensive nature of fabrication costs ⁽⁷⁾. However, it did possess a significant disadvantage with respect to power consumption. An NMOS logic circuit will draw a steady current whether a signal is propagating through it, or it is in standby mode. While the large current demand was not an issue for most applications, the

problem of power dissipation was. Conventional plastic packaging limited the maximum power dissipation of a circuit to approximately 1.5 watts ⁽⁸⁾, while more expensive ceramic packaging was required for higher power densities.

With the functional packing density of integrated circuits rapidly increasing (i.e.: Moore's law), a low power solution was required. The solution to this dilemma was CMOS technology, which involved the fabrication of both n-channel and p-channel transistors on the same chip. CMOS allowed for both a decrease in the power dissipation along with simplifying the construction of some logic gates. For example, a CMOS inverter consists of only an n-channel transistor and a p-channel transistor. Power will only be consumed when it switches logic states, and a high impedance path will exist between the voltage supply and ground when no signal propagates through it ⁽⁹⁾. However, CMOS was not without it's drawbacks. Problems with latchup and transistor isolation limited its applications to those which required low power dissipation and/or very high noise margins, until effective solutions to these problems were found (10).

Although many different forms of CMOS technologies exist today (twin well, N-well, P-well, quad well, and BICMOS), the variation utilized

51

for this thesis is the P-well type. This form evolved out of early process limitations and involves the formation of a p-type region, in which the NMOS transistors are subsequently constructed. As a result of forming the NMOS transistors in such a lightly doped (i.e.: $\sim 10^{16}$ dopant atoms per cm³) region, the carrier mobility in the NMOS transistors is not significantly affected.

The basic P-well, double level poly, single level metal process developed requires 10 mask levels, the first of which is referred to as the **well** mask (level 1). After a 5000 Angstrom "alignment" oxide is grown on the surface of the wafers, the well mask is exposed onto a photoresist coating on the surface of the wafers to define the locations where the p-type regions will be formed on the substrate (fig. 3.1.1). The photoresist protects the oxide over the other regions from a subsequent etch in a buffered HF acid solution, which exposes the silicon surface of the wafer. P-type dopants are then ionimplanted into the exposed silicon with the resist (and oxide) acting as a mask.



fig. 3.1.1 Mask level 1 after P-well implant

The resist is removed and the substrates are cleaned, then placed into an 1100° C furnace to drive-in the well. The initial part of the well drive is done in an Oxygen ambient which serves to oxidize the surface of the exposed well regions. After the well drive the oxide is etched off the surface of all wafers, leaving all well regions defined by a reduced step height in relation to the bulk silicon (fig. 3.1.2).





Next, a thin (~ 500Å) pad oxide is grown on the wafers, followed by the deposition of a 1500Å Silicon Nitride layer. The next mask layer, the **active** (level 2), is exposed onto a photoresist layer to define the regions where both the n-channel and p-channel transistors are to be fabricated. This pattern is then transferred into the Silicon Nitride and pad oxide layers using a plasma etch step followed by a wet buffered oxide etch.



fig. 3.1.3 Mask level 2 after Nitride and oxide etch

The next mask, called the **channel stop** mask (level 3), defines in photoresist the region surrounding the well (and the edge of the active). P-type dopants are ion implanted there to increase their concentration and reduce the depletion effects of the field oxidation, which would otherwise lead to the formation of an N-type channel at the edges of the P-well.



fig. 3.1.4 mask level 3 after channel stop implant

The photoresist is removed, the wafers are cleaned, and the field oxide is grown to isolate all active areas. Following oxidation, the Silicon Nitride and pad oxide layers are etched off, and a 1000 Angstrom "Kooi" oxide is grown (to decompose any residual nitride). Both threshold adjustment implants are then performed through this oxide. The threshold adjust implant for the pchannel transistors is performed as a blanket implant, while the one for the nchannel transistors is a masked implant, defined in photoresist by re-exposing the well mask (level 4).



fig. 3.1.5 mask level 4 after NMOS VT implant

The photoresist is then removed, and the 1000 Angstrom "Kooi" oxide is etched off to expose bare Silicon over the active regions. The wafers are cleaned, and then the gate oxide is grown for the transistors. Polysilicon is then deposited over the wafers, and doped N^+ -type using a spin on dopant.

The **poly1** mask (level 5) is then exposed in photoresist to define the gate region of the transistors, and subsequently etched into the polysilicon.



fig. 3.1.6 Mask level 5 after polysilicon etch

Up to this point no mention has been made with regard to the construction of a pixel (Imager) type of structure, which was the purpose of the thesis. This is because, with the exception of the gate dimensions, the pixel structure would look exactly like the PMOS transistor.



fig. 3.1.7 Pixel structure and PMOS transistor after polysilicon etch

The exposed gate oxide, which has been damaged during the patterning of the polysilicon gates, is etched off using a buffered HF acid solution. The wafers are cleaned, and then a second gate oxide is grown. This oxidation is needed to complete the pixel structure, but will also form an oxide on the first polysilicon layer that will insulate it from the second polysilicon layer. This second polysilicon layer is deposited, doped N^+ -type with a spin on dopant,

and patterned using a photoresist layer exposed by the **poly2** mask (level 6). Since the second gate oxide and second polysilicon layer are only required to complete the pixel structure, the NMOS and PMOS transistors remain the same (as in the previous level), with the exception of an insulating oxide layer on the polysilicon gates.



NMOS



fig. 3.1.8 Transistors after polysilicon layer 2 etch

The pixel structure, however, will look remarkably different with respect to the PMOS transistor:



fig. 3.1.9 Pixel structure and PMOS transistor after second polysilicon etch

The pixel structure is now essentially complete, with the exception of the passivation layer (which is etched off its surface), and the metal layer(s) that contact both polysilicon layers. While difficult to comprehend when viewed as a cross-section, the completed pixel structure is easier to comprehend when viewed from the top:

PMOS transistor

pixel structure



fig. 3.1.10 Top view of PMOS transistor and pixel structure

The pixel structure collects photogenerated minority carriers in potential wells formed under the polysilicon gates. Photons passing through the polysilicon gates and gate oxide will generate carriers that are stored in the potential wells, while carriers generated in the gate oxide regions will have to diffuse into the potential wells before they can be stored. With the pixel structure now essentially completed, the focus is shifted back to the transistors. A photoresist film is exposed using the P+ s/d mask (level 7) to define the source and drain regions on the PMOS transistors, along with contacts to the well regions. P-type dopants are then ion implanted to form the source/drains and well contacts.



fig. 3.1.11 Mask level 7 after P+ S/D implant
The photoresist layer is removed, and a new photoresist coating is exposed using the N+ s/d mask (layer 8), to define the source and drain regions for the NMOS transistors and the substrate contacts. N-type dopants are then ion implanted to form these regions:



fig. 3.1.12 Mask level 8 after N+ S/D implant

The photoresist layer is then removed, and the wafers are cleaned before a 3000 Angstrom coating of LTO (Low Temperature Oxide) is deposited.

Following the deposition, the wafers are annealed to remove implant damage, activate the dopants, and densify the LTO film. A photoresist coating is then patterned using the **contact cut** mask (layer 9), and the exposed LTO film is etched in buffered HF acid to form contacts for the following metal layer.



fig. 3.1.13 Mask level 9 after contact cut etch

Following the etch, the photoresist is removed and the wafers are cleaned before the Aluminum layer is deposited. The Aluminum is then patterned using a photoresist coating exposed with the **metall** mask (layer 10), in conjunction with a phosphoric acid bath.



fig. 3.1.14 mask level 10 after Aluminum etch

1

Finally, the photoresist is completely removed and the wafers are sintered (at \sim 450 $^{\circ}$ C) to produce good ohmic contacts at the Aluminum / Silicon junctions.

3.2 CMOS Process Modifications:

Numerous changes were made to the original P-well (single level poly, single level metal) CMOS process to produce a double level poly (single level metal) P-well CMOS process capable of fabricating CID-based imaging arrays. These changes have potential benefits to other processes run at RIT, in addition to future applications such as CCD array fabrication and submicron CMOS. Before analyzing the test data gathered from the wafers, the potential benefits from the process alterations will be outlined.

First, all wafers should be coated with resist prior to having their backsides scribed. In the past the wafers bare device side had been placed on a cleanroom crew wipe to protect it during the scribe operation. While this was thought to be sufficient protection for the device side, an inspection step performed on a previous lot revealed scratches large enough to be seen under 10x magnification. Although this procedure adds an additional two steps to the process (spin coat, and resist ash), its effect on final yield should more than make up for this.

The pad oxide thickness should be reduced to ~500Å to minimize the "bird's beak" effect on the active area, without inducing crystalline defects in the substrate. Crystal defects (undesirable for all devices because they increase leakage currents) are especially bad for CID's, since they can drastically effect the injection operation. In the past, a pad oxide thickness of 1000Å was used in conjunction with a 1500Å Si_3N_4 layer for LOCOS isolation. The pad oxide was made intentionally thick to protect the substrate during Si₃N₄ etching in the Plasmatherm[®] RIE; a tool that lacked both selectivity and uniformity. With active area dimensions relatively large the "bird's beak" effect was not readily evident, yet it limited the process applications to feature sizes >2 μ m. With the switch to a more selective Si₃N₄ etch recipe and the use of the GEC cell, the reduced pad oxide will still protect the substrate and allow device scaling into submicron dimensions (~0.9 - 0.8 μ m). With the amount of Si₃N₄ consumed during the field oxide growth (~ 30Å) being so small, the original nitride thickness could easily be reduced to ~1200Å which would further reduce the chance of crystal defects.

After field oxidation, the SiO_2 layer formed on the Si_3N_4 film should be removed with a plasma etch (see process step #23 for specifics) instead of the

current buffered HF (BOE) solution. As with all wet chemical etches, the BOE is highly selective with respect to the nitride. Since the composition of the SiO₂ and Si₃N₄ films are not stoichiometric near their "interface" (more like an oxynitride film of varying composition), an overetch must be performed to remove all traces of SiO₂ which is not readily etched by the following nitride etch recipe (process step #23). The overetch significantly reduces the field oxide thickness and overexposes the substrate, while the wet etch and D.I. water rinse add to the processing time. By adopting the dry oxide etch, which is only ~ 700 Å/_{min} and not as selective, less field oxide would be removed and throughput would increase (etch time per wafer only increases by approx. 30 sec.).

The NMOS V_T adjust mask should be eliminated from the process, and replaced with the P-well mask. Previous test chip designs used an NMOS V_T mask the approximate size of the active region, and significantly smaller than the P-well mask. By re-using the P-well mask for the NMOS V_T implant the number of written masks would be reduced by one. The NMOS transistor characteristics (i.e.: reduced leakage currents) *may* possibly improve, since the larger P-well mask would reduce the chance of overlay error masking part of the active area from the threshold implant (areas masked from the implant would have a lower V_T , thus increasing the subthreshold current).

The use of two gate oxide growth recipes should be eliminated in favor of one (the second; step #43), which should also be used as the pad oxide recipe. Previous specifications called for 500Å first level gate oxides to be grown at 1100 0 C (~ 8 minutes) while 500Å second level gate oxides were grown at 1000 0 C (45-55 minutes). Closely matching the thickness' required tight tolerances on the first growth and proved very difficult. Adopting the second growth recipe for both steps would improve repeatability for gate oxidations and allow a closer thickness match between the two levels. This should help improve the V_T uniformity across the wafers and from lot to lot. Using this recipe for the pad oxide would provide an early indication of fluctuations in the process (requiring growth time alterations), since the pad oxide thickness is less critical than the gate oxide thickness.

Prior to the deposition of all LPCVD films (especially polysilicon and LTO), the reactor should be allowed additional time to stabilize at the desired temperature. Temperature fluctuations varying in magnitude from 10-20 ^oC were observed during the fabrication process. While not detrimental to the

70

operation of finished devices, the fluctuation will effect the properties (grain size and structure in polysilicon), uniformity, and deposition rate (LTO) of the deposited films. Allowing the reactor to stabilize at the desired temperature will significantly improve lot to lot uniformity, as well as repeatability.

The use of (Emulsitone) N-250 spin on dopant should be adopted for all N-type polysilicon doping, in accordance with the procedure outlined in process steps #35 and #36. The N-250 solution yielded sheet resistance's of ~20 Ω /cm when properly used. However coating nonuniformities and insufficient preface times cause sheet resistance deviations across the wafers, as well as residual organic contamination. By increasing the preface time to ~60 minutes (with the possible addition of increasing their spacing when placed in the oven using the quartz diffusion boats, or laying them flat in the oven without a boat) and adding a 10-15 minute APM bath after the spin on dopant removal, the resultant doped polysilicon films should have uniformly low sheet resistance's.

The polysilicon plasma etch recipe should be changed to 12.5 sccm O_2 + 37.5 sccm SF₆ at 20 watts and 300mtorr pressure, to improve polysilicon linewidth (i.e.: gate length) uniformity across the wafer as well as reducing

the loss of underlying gate oxide. The current polysilicon etch recipe is done at 400 mtorr and while somewhat selective over oxide, exhibits significant nonuniformities in etch rate across the wafer. The polysilicon on the wafers center die can clear in as little as 35 seconds while the edge die take up to 60 seconds to clear. As a result, the center die must be substantially overetched, often to the point that 2µm transistor gates disappear. The new recipe (from Dr. Lane's thin films lab) uses a higher Oxygen to Fluorine ratio with a lower power to improve the uniformity of reactants across the wafer surface, which results in an etch that is selective and of a uniform rate. As with all plasma etching, the etch rate should be verified before processing device wafers.

The LTO passivation film should be deposited before the source/drain anneal, instead of after it. By performing the source/drain anneal with the LTO film on the wafers, the loss of N+ dopants (phosphorous) to evaporation is minimized and the LTO film is "densified". As a result, the film exhibits an etchrate in buffered HF close to that of thermally grown SiO₂. This minimizes undercutting when etching contact cuts, allowing the formation of vias as small as 2µm. "Dummy" wafers should proceed and follow device wafers during thermal steps, film depositions, and oxide growths. Non-uniformity's in temperature and flowrate during processing have been observed to cause significant deviations in film uniformity for small (5-15 wafer) lots. The most severely effected appear to be the ones at either end of the boats, possibly due to deviations from laminar flow at these regions. Placing clean "dummy" wafers on either end of the device wafers improves the flow characteristics over the entire lot, as well as reducing thickness deviations on the "end" device wafers. They would provide an easier method of measuring film thickness deviations across wafer lots and serve as convenient source of films to verify etchrates. Dummy wafers could be reused numerous times, then "retired" as lithography blanks.

A bottom anti-reflective coating (BARC) should be used on all metal level photolithography steps for patterning linewidths less than 4 μ m. Because of the necessary latitude provided in the standard photolithography process (i.e.: overexposure), some linewidths must be biased if they are to be accurately reproduced in highly reflective underlying films. Biasing is an adequate technique for patterning 2µm lines in polysilicon, but is not effective for small lines with films as highly reflective as Aluminum. Using a BARC coating (BARC films are just heavily dyed photoresists that bleach slowly upon exposure to light) between the Aluminum and photoresist layers minimizes the linewidth reduction effects from standing waves, and allows 2-3µm lines to be easily patterned. Adopting the same BARC coating characterized in all lithography labs would simplify its addition to the process, as well as providing data to monitor its process latitude.

3.3 Process Simulation:

Before proceeding with the actual processing of device wafers, transistor simulations were performed using the P-well CMOS, double level polysilicon, single level metal process parameters. These parameters were used in conjunction with SUPREM IV and MEDICI simulation software from Technology Modeling Associates, to 1) double check that the process modifications made working transistors with acceptable characteristics, and 2) compare the simulated results with the actual results and see if modifications need to be made to any of the models/parameters used by the software.

Analysis of the simulated results yielded acceptable values that corellated reasonably well with the actual results. The one major exception was the first gate oxide thickness, which was almost 100 Å too thin. However, no modifications were made to the process since this was attributed to residual TCA (Trichloroethylene) in the furnace, and could not be accounted for in the simulation. Overall, the results indicated that the major process modifications would have the desired impact on device characteristics, and that no significant process alterations were necessary.

(Refer to Appendix C for SUPREM IV and MEDICI input files with output graphics)

IV. <u>Results:</u>

After the fabrication process was completed, the data from several process steps was collected and compared to calculated results for the same steps using SUPREM IV simulation software:

| <u>Process parameter</u> | <u>Target value</u> | <u>Measured</u> | <u>SUPREM IV</u> |
|----------------------------|---------------------|-----------------|------------------|
| Alignment Oxide | 5000 Å | ~ 4950 Å | 6141 Å |
| Well Oxide | 3000 Å | ~ 4100 Å | 4492 Å |
| Pad Oxide | 500 Å | ~ 450 Å | 378 Å |
| Nitride | 1500 Å | ~ 1300 Å | 1500 Å |
| Field Oxide | 10,000 Å | ~ 10,700 Å | 11,776 Å |
| Kooi Oxide | 1000 Å | ~ 850 Å | 10 83 Å |
| 1 st Gate Oxide | 500 Å | ~ 420 Å | 374 Å |
| 2 nd Gate Oxide | 500 Å | ~ 415 Å | 480 Å |

The wafers were also tested in accordance with factory test procedures for Pwell CMOS lots, and certain measured parameters were compared with simulated results from SUPREM IV and MEDICI software:

| Wafer # | | | |
|-----------------------------|---|---|--|
| D3 | D4 | <u>D6</u> | D11 |
| | | | |
| 85.01 | 80.38 | 78,97 | 77.10 |
| 84.57 | 86,523 | 90.06 | 78.15 |
| 1220 | 1 17 0 | 1450 | 1161 |
| 19.01 | 17.81 | 16.34 | 17.12 |
| 25.53 | 20.66 | 20.66 | 22.54 |
| 0.0468 | 0.0472 | 0.0473 | 0.0481 |
| 0/μm²) | | | |
| 2.552e ⁻³ | 1.05e ⁻³ | 1.922e ⁻³ | 1.076e ⁻⁶ |
| 760. 4e⁻⁶ | 8.941e ⁻⁴ | 864.5e ⁻⁶ | 507e ⁻⁶ |
| 413.6e ⁻⁶ | 3.151e ⁻³ | 516.1e ⁻⁶ | 391e ⁻⁶ |
| S | | | |
| | | | |
| 0.999 | 0.960 | 0.999 | 0.969 |
| 12. 29e⁻⁶ | 7.723e ⁻⁶ | 6.451e ⁻⁶ | 9.634e ⁻⁶ |
| 8,609 | 8.242 | 7.807 | 7.711 |
| 11.273 | | 5,286 | 7.225 |
| 54.96 | | 56.04 | 43,36 |
| 0.01818 | 0.01360 | 0.01272 | 0.01304 |
| | | | |
| -0.513 | -0.645 | -0.555 | -0.655 |
| 3.191e ⁻⁶ | $4.18e^{-6}$ | 2.571e ⁻⁶ | 2.61e ⁻⁶ |
| 8,916 | 10.254 | 8.678 | 9.115 |
| -5.022 | | -7,508 | -4.654 |
| -378.4 | | -2 .731 | -0.203 |
| 0.04196 | 0.05916 | 0.03728 | 0.03443 |
| | D3 85.01 84.57 1220 19.01 25.53 0.0468 $\sqrt{\mu m^2}$) $2.552e^{-3}$ $760.4e^{-6}$ $413.6e^{-6}$ 3 C C C C 0.999 $12.29e^{-6}$ 8.609 11.273 54.96 0.01818 -0.513 $3.191e^{-6}$ 8.916 -5.022 -378.4 0.04196 | WaferD3D4 85.01 80.38 84.57 86.523 1220 1170 19.01 17.81 25.53 20.66 0.0468 0.0472 $\sqrt{\mum^2}$) $2.552e^{-3}$ $2.552e^{-3}$ $1.05e^{-3}$ $760.4e^{-6}$ $8.941e^{-4}$ $413.6e^{-6}$ $3.151e^{-3}$ $760.4e^{-6}$ $8.941e^{-4}$ $413.6e^{-6}$ $3.151e^{-3}$ 75 0.999 0.960 $12.29e^{-6}$ $7.723e^{-6}$ 8.609 8.242 11.273 54.96 0.01818 0.01360 -0.513 -0.645 $3.191e^{-6}$ $4.18e^{-6}$ 8.916 10.254 -5.022 -378.4 0.04196 0.05916 | Wafer #D3D4D6 85.01 80.38 78.97 84.57 86.523 90.06 1220 1170 1450 19.01 17.81 16.34 25.53 20.66 20.66 0.0468 0.0472 0.0473 $\sqrt{\mu}m^2$) $2.552e^{-3}$ $1.05e^{-3}$ $1.922e^{-3}$ $2.552e^{-3}$ $1.05e^{-3}$ $1.922e^{-3}$ $760.4e^{-6}$ $8.941e^{-4}$ $864.5e^{-6}$ $413.6e^{-6}$ $3.151e^{-3}$ $516.1e^{-6}$ 8.099 0.960 0.999 $12.29e^{-6}$ $7.723e^{-6}$ $6.451e^{-6}$ 8.609 8.242 7.807 11.273 5.286 54.96 56.04 0.01818 0.01360 0.01272 -0.513 -0.645 -0.555 $3.191e^{-6}$ $4.18e^{-6}$ $2.571e^{-6}$ 8.916 10.254 8.678 -5.022 -7.508 -378.4 -2.731 0.04196 0.05916 0.03728 |

| | Wafer # | | | |
|-----------------------------------|--------------------|--------------------|----------------------|----------------------|
| Test Parameters | D3 | D4 | D6 | D11 |
| PMOS (poly 2): | | | | |
| $\mathbf{V}_{\mathbf{T}}$ (volts) | -0.340 | -0.501 | -0.410 | -0,237 |
| G _M (mamps/volt) | 672e ⁻⁹ | 750e ⁻⁹ | 1.565e ⁻⁶ | 1.213e ⁻⁶ |
| SubVT slope (decade/volt) | 10.95 | 9.233 | 10,230 | 10. 660 |
| I_D sub-max (µamps) | -1.117 | | -4.199 | -1.185 |
| I _D sub-min (p*amps) | -30.08 | | -43.0 | -47.0 |
| λ (Lambda) | 0.01099 | 0.01125 | 0.009893 | 0.01868 |

| Test parameter | Measured | MEDICI |
|---------------------|----------|----------|
| NMOS V _T | 0,999 V | 0.9302 V |

V. Analysis and Discussion:

Analysis of the test data yielded surprising results, some of which indicated additional process modifications. Initial testing started with sheet resistance measurements on the Van Der Pauw structures. After all tests involving the P+ S/D structure failed (at different locations) for wafer #D11, it became evident that a contact problem existed. Sufficient current could not be forced through the resistor to read the voltage drop existing across it, indicating the possibility of an insufficient sinter step or the existence of a thin (>100Å) SiO₂ layer between the Aluminum film and the semiconductor regions. Since the contact cuts were significantly overetched and the final premetal HF dip was 50% longer than required (the HF dip lasted 90 seconds followed by a 30 second DI water rinse and a rinse in the spin rinser-dryer, where the wafers remained in dry Nitrogen until being placed in the CVC® sputter system), the contact problem was attributed to an insufficient sinter step. Closer examination of the Aluminum film revealed "specks" of an unknown material throughout, which was later determined to be Silicon. With the Silicon content of the Aluminum obviously greater than 1[%], good Al/Si

ohmic contacts would not be formed unless the sinter temperature was raised above 450 °C. Lacking any indication of the actual Si content, rework was attempted on the Aluminum for five of the remaining six wafers (all wafers were originally coated with sputtered Al /1[%]Si at the same time, but only three were sintered at 450 °C to see if junction spiking occurred). Removal of the Silicon particles proved difficult while redoing the Aluminum films, and all five wafers were eventually scrapped. The one remaining wafer, #D4, was sintered at 500 °C for 60 minutes. While this reduced the contact resistance to a point where current could be passed through the test structures and the regular test programs would work, it caused a significant amount of Aluminum to diffuse into the semiconductor (which showed up as a series resistance on the NMOS transistor conductivity curves). Thus, while wafer #D4 could initially be tested as normal, wafers #D3, #D6, and #D11 required that the contact resistance was first broken down (by increasing maximum voltage on each structure's test program to 20 volts, and forcing current to break down the resistance). After this treatment the Van Der Pauw resistors for all three wafers still exhibited problems, and the test programs had to be changed to sweep voltage for accurate readings.

Overall, the sheet resistance measurements on the Van Der Pauw structures exhibited better uniformity across each wafer and between different wafers than was originally expected.

The P+ S/D sheet resistance was higher than expected, at ~ 85 Ω /sq. Although an acceptable value, it is most likely due to the use of BF₂ for the source/drain implant. The Varian[®] 400 ion implanter used during fabrication is a low current model that analyzes (separates) the specific ions before acceleration. Ions like BF₂ can disintegrate during acceleration causing a reduced dose of BF₂ to be implanted at the desired energy, along with B₁₁, BF, and F ions being implanted at significantly different energies. The end result is an unpredictable implant of varying composition, with a potentially negative impact on device performance. Since significant problems were experienced with the Boron source during the P+ S/D implant, this would appear to be a valid conclusion. To eliminate this problem from future lots, all P+ S/D implants should be performed using B₁₁ ions.

The N+ S/D sheet resistance was significantly higher than expected, at $\sim 80 \Omega/sq$. Previous factory lots exhibited sheet resistance's of $\sim 30 \Omega/sq$., and had good ohmic contacts between the Aluminum and N+ regions. The

82

eventual appearance of a slight series resistance on Aluminum/ N+ contacts confirmed that the changes made to the N+ S/D implant (a lel5 ions/cm² dose of P₃₁ at 80 KeV) did not provide the required 1e19/cm³ dopant level at the surface of the source/drain region, which is necessary for the formation of ohmic contacts between Aluminum and N+ Silicon. The problem is believed to be from the residual gate oxide over the source/drain region being significantly less than 500Å, which was used to model the implant profile. If the remaining oxide was thinner than expected, the peak of the implant would be deeper in the substrate and the surface concentration (after annealing) would be reduced by orders of magnitude. Without the necessary control over (or relevant thickness information about) the residual amount of gate oxide covering the source/drain region, the best solution would be to follow the steps in the N-well process and remove the oxide before the implant. By performing a 30 second buffered HF etch on the wafers after exposure of the N+ S/D mask, the residual oxide would be removed prior to ion implantation. The energy of the implant should then be reduced to ~33 KeV, which has been proven to form good Aluminum/ N+ Silicon ohmic contacts for a P31 dose of 1e15 ions/cm². By using a 1e15 ions/cm² implant dose instead of the original 4e15 ions/cm² dose, the time needed to perform the N+ S/D implant is reduced by $\sim 75\%$.

The P-well sheet resistance was approximately 1200 Ω /sq. Although a reasonable value, the significant fluctuations observed across individual wafers during testing may have caused error in this value. The majority of values were in the 1100-1200 Ω /sq. range, but several were as high as 3370 Ω /sq. While no indications exist as to the cause of this, the most likely one is thought to be an improperly set scan frequency on the ion implanter during the P-well implant.

The N+ poly and N- poly sheet resistance's were surprisingly low, at ~ 17.5 Ω /sq. and ~ 22 Ω /sq. respectively. These low values are unquestionably due to the effectiveness of the N-250 spin on dopant.

Finally, the metal sheet resistance was also surprisingly low, at ~ 0.0474 Ω /sq. Considering the high Silicon content of the film, this small a resistance was completely unexpected. To eliminate the Silicon contamination problem and ensure good contacts with future films, all Aluminum should be sputtered using the Perkin-Elmer[®] system.

Contact conductance G_C measurements were also lower than expected (in comparison to past factory lots), with the exception of the metal/ N+ value. G_C for the metal/poly structure was lower than expected at 1.65e⁻³ mho/ μ m², as was the metal/P+ structure at 1.118e⁻³ mho/ μ m². The metal/N+ structure tested at an acceptable, yet slightly high, G_C value of 7.565e⁻⁴, most likely due to the previously mentioned problem with N-type dopant concentration.

The measured transistor parameters were suprisingly uniform across individual wafers, as well as between them. When compared to past factory lots, the NMOS and PMOS transistors fabricated with the new process showed excellent operating characteristics.

The most unexpected results came from the NMOS transistors, which had threshold voltages closer to +1 volt than any previous lot. Aside from the previously mentioned series resistance, the average V_T for all four wafers was 0.982 volts, which is so close to the desired value that no further adjustments should be made. The transconductance G_m was low, at ~9.02e⁻⁶ amps/volt, as was the channel length modulation parameter λ , at ~0.01439/volts². This seemed to indicate good long channel characteristics for the 6µm/32µm NMOS, which was supported by the I_D-V_D conductivity curves. Subthreshold characteristics were acceptable with both $I_{Dsubmin}$ and $I_{Dsubmax}$ slightly lower than expected, although $I_{Dsubmax}$ was potentially too low. However the subthreshold slope SS was ~ 8.1, indicating a good transition between "on" and "off".

The (first level poly) PMOS transistors were also better than expected, but lacked the uniformity displayed by the NMOS transistors. Threshold voltages varied significantly on wafers #D3 and #D6, with their average V_T being -0.534 volts. Wafers #D4 and #D11 displayed much better uniformity along with an average V_T of -0.65 volts, which appears to be the correct value. The PMOS VT is -0.35 volts off the desired value of -1 volt, which requires a threshold adjust implant of *Phosphorous* (dose = $\sim 1.006e^{12}$ ions/cm² at an energy of 80 KeV, through the Kooi oxide). This poses a problem, since threshold adjust implants at RIT have always used Boron. To perform this implant will require an additional mask level that defines only the PMOS active area. However, fabrication of an additional mask can be avoided by using a negative photoresist (or AZ 1524-E in image reversal) and exposing it with the P-well mask. This will mask all NMOS transistors from

the implant, and allow older mask levels to be used with this process. Transconductance G_M , at ~ 3.14e⁻⁶ amps/volt, and the channel length modulation parameter λ , at 0.0432 /volts², were also less than on previous factory lots. These low values imply good long channel behavior for the PMOS transistors, as should be expected for a device with 16 µm/ 32µm dimensions. Subthreshold characteristics were similar to the NMOS transistor, as $I_{Dsubmin}$ and $I_{Dsubmax}$ were both lower than expected. The subthreshold slope SS showed improved "on"/"off" characteristics with a value of 9.24.

Finally, several second level poly PMOS transistors were examined on wafer #D4. Unlike the first level poly transistors, their performance was not as good as was expected. The threshold voltage, as expected, had shifted slightly to -0.501 volts. The channel length modulation parameter λ , at 0.01125 /volts², had slightly declined but the transconductance G_M dropped almost an order of magnitude to ~750e⁻⁹ amps/volt. While these devices should still exhibit good long channel behavior, the effect of these parameters on CID operation is not known. Subthreshold currents were also reduced by an order of magnitude, but the subthreshold slope was more than acceptable

at a value of 9.23. However, the greatest concern is the I_D-V_D conductivity curve. The maximum drain current is only 45.16 µamps (using the standard test program) which seems quite low, even when taking into account the smaller 10 µm /20µm device dimensions.

VI. <u>Conclusions:</u>

Numerous changes were made to the original P-well (single level poly, single level metal) CMOS process to produce a double level poly (single level metal) P-well CMOS process capable of fabricating CID-based imaging arrays. These changes have potential benefits to other processes run at RIT, in addition to future applications such as CCD array fabrication and submicron CMOS.

Transistors made from the first polysilicon level will be more than adequate for address circuitry, amplifier, and pixel applications, once the contact problem with the NMOS has been fixed and the PMOS Vt is adjusted. Second level polysilicon PMOS transistors seem acceptable, with the exception of the threshold voltage, but the low value for I_{Dsat} may have an effect on CID pixel performance. This may be the result of boron depletion in the channel (from the two gate oxidations), and should be investigated if fabricated arrays exhibit poor performance.

With the necessary modifications, the process should produce an operational CID (or CCD) array.

APPENDIX A

Description Of CMOS Process Operations

<u>CMOS Processing:</u>

The basic process is derived from a single level polysilicon P-well CMOS process. Modifications have been made to the original process that result in a double level polysilicon (P-well) CMOS process, which is capable of forming both the imaging structures and address circuitry. The resulting process was used to fabricate both the CIDTEC* testchip and the RIT P-well CMOS testchip on all ten device wafers, and is as follows:

Step #1: DE01: 4PT PROBE

One wafer from the lot was probed to measure the sheet resistance. At a voltage of 0.47 volts a current of 0.001 Amps was measured, indicating a sheet resistance of \sim 3.9 Ohm-cm, which was close to the 4.5 Ohm-cm sheet resistance listed on the container.

Step #2: ID01: SCRIBE

Prior to scribing the ID number on the back of each wafer, all wafers were spin coated with photoresist (Shipley 812 positive resist) using program 7,3,3 on the wafertrac^{*} to protect the device side from scratches. After scribing, the photoresist coat was removed with a "piranha" bath (3 parts H_2SO_4 and 1 part H_2O_2).

Step #3: CL01: RCA CLEAN

Prior to the growth of the alignment oxide, the wafers were cleaned of contaminants in solutions of HCl/H_2O_2 (Hpm), 50:1 HF, and NH_4OH/H_2O_2 for 10 minutes/ 1 minute/ 10 minutes respectively. They were rinsed in D.I. water following each bath and dried in the spin rinser/dryer (SRD).

Step #4: OX04: WET OXIDE DIFFUSION

An 1100 0 C wet oxidation to grow ~5000 Å of Oxide. This masks regions other than the P-well during the well drive, in addition to forming a step height between the substrate and P-well regions which serves to form the alignment mark.

Step #5: PH03: PHOTOLITH (WELL)

Using the wafertrac[®], Shipley 812 positive photoresist is coated using program 7,3,3, exposed on the GCA[®] 6800 stepper to define the P-well region, and developed using MF 321 developer on program 7,2,2.

Step #6: ET06: OXIDE ETCH

Lithographically defined oxide is etched in a buffered HF solution to expose the silicon substrate.

Step #7: IM01: ION IMPLANT

A dose of $4e12 \text{ ions/cm}^2$ B11 at an energy of 50 KeV are implanted into the exposed silicon, to provide the p-type dopants for the well regions on the substrate.

Step #8: ET07: STRIP

The masking photoresist layer is exposed to a 300 watt Oxygen plasma which completely removes it.

Step #9: CL01: RCA CLEAN

The wafer are cleaned of contamination (prior to the well drive) using the same HPM/ HF /APM solutions as in step #3, for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #10: OX06: DRY OXIDE DIFFUSION

The previously implanted B11 dopants are allowed to diffuse for 20 hours at 1125 $^{\circ}$ C to form the P-well. An initial 4 hour diffusion in Oxygen forms ~3000 Å of oxide over the well regions, while leaving the oxide masked regions essentially unchanged. The device wafers were accidentally exposed to 8.5 hours of Oxygen which required reducing the time in Nitrogen from 16 to 12 hours, in order to maintain the required well dopant profile.

Step #11: ET06: OXIDE ETCH

All oxide is etched off the wafers using buffered oxide etch. This leaves the P-well regions (and alignment marks) defined by their reduced step height in comparison to the bulk Silicon regions.

Step #12: OX05: DRY OXIDE DIFFUSION

A 500 Å pad oxide is grown in furnace #12 during a dry oxidation at $1100 \,{}^{0}$ C to serve as a buffering layer between the substrate and the following Si₃N₄ layer. It is recommended that this growth be changed to the same specifications as the second gate oxide growth (~55min. O₂ at 1000 $\,{}^{0}$ C) to both increase the repeatability of this step, and serve as an indicator in case the gate oxidation needs to be adjusted for time.

Step #13: CV02: LPCVD NITRIDE

1500 Å of Si_3N_4 are deposited using low pressure chemical vapor deposition at 810 $^{\circ}C$ on all wafers. Since less than 300 Å will decompose during the later field oxidation, it is recommended that the deposited thickness be reduced to ~1200 Å to reduce both the stress on the substrate and the chance for crystal defect formation during field oxidation.

Step #14: PH03: PHOTOLITH (ACTIVE)

As in step #5, Shipley 812 positive photoresist is spin coated using program 7,3,3, exposed to define active areas, and developed using MF 321 developer with program 7,2,2.

Step #15: ET09: NITRIDE ETCH

In the GEC plasma cell, Si_3N_4 is etched using a 50 watt SF_6 plasma at 300 mtorr pressure (30 sccm SF_6 flowrate) for 60 seconds. It is recommended that the etchrate of the plasma is determined from test wafers prior to etching device wafers, in order to minimize overetching.

Step #16: ET07: STRIP

All photoresist is removed from the wafers using a 300 watt Oxygen plasma.

Step #17: PH03: PHOTOLITH (CHANNEL STOP)

Similar to step #5, Shipley 812 positive photoresist is spin coated using program 7,3,3, exposed to define the region surrounding the P-well, and developed using MF 321 developer with program 7,2,2.

Step #18: IM01: ION IMPLANT

A dose of 8e13 ions/cm² B11 at an energy of 100KeV is implanted into the region surrounding the well to insure that the dopant level after oxidation is sufficient to prevent formation of an "inverted" region of minority carriers surrounding the P-well.

Step #19: ET07: STRIP

All photoresist is removed from the wafers in a 300 watt Oxygen plasma.

Step #20: ET06: OXIDE ETCH

Pad oxide exposed in regions where the Si_3N_4 was etched off, is removed prior to field oxidation using a buffered HF solution.

Step #21: CL01: RCA CLEAN

The wafers were cleaned of contaminants using the same previously mentioned HPM/ HF/ APM solutions for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #22: OX04: WET OXIDE DIFFUSION

A field oxide of $\sim 10,000$ Å is grown in a wet Oxygen ambient at 1100 $^{\circ}$ C for 210 minutes to isolate the active regions from each other. The resulting field oxide is of a semi-recessed nature.

Step #23: ET07: NITRIDE ETCH

The Si₃N₄ that decomposed into SiO₂ during the oxidation is etched off in a buffered HF solution (30 seconds 10:1 BOE) prior to the plasma nitride strip (30 secm SF₆ at 300 mtorr and 40 watts). It is recommended that this step be eliminated in favor of a plasma oxide etch that would reduce the field oxide thickness loss and increase throughput. A suitable recipe would be 30 sccm CHF₃ plus 1sccm O₂ in a ~40 watt, 30 mtorr plasma. This should result in a highly anisotropic etch of ~500 Å/minute, and would less than 1 minute per wafer to the overall plasma etch.

Step #24: ET06: OXIDE ETCH

Underlying pad oxide is removed from the active areas with a buffered HF solution. The etchrate of the HF solution should be measured just prior to etching, to determine the time that allows all pad oxide to be removed with a minimum thickness loss to the field oxide.

Step #25: CL01: RCA CLEAN

Contaminants are again removed from the wafers using the previously described solutions of HPM/ HF /APM for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #26: OX04: WET OXIDE DIFFUSION

A 1000 Å wet ("Kooi") oxide is grown at 900 0 C to decompose any Si₃N₄ which may have formed on the active regions during the field oxidation. The oxide will also allow proper placement of the peak concentrations for both threshold adjust implants in the substrate.
Step #27: IM01: ION IMPLANT

A dose of 1.0e11 ions/cm² B11 at an energy of 60KeV are implanted over all regions of the substrate for adjusting the threshold voltage of the pmos transistors to -1 volt.

Step #28: PH03: PHOTOLITH (NMOSVT)

As in previous steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to define the regions to receive the nmosvt implant, and developed using MF 321 developer with program 7,2,2. It is recommended that the P-well level photomask is used instead of the nmosvt level, since it will expose all of the well area and reduce the number of mask levels to be fabricated.

Step #29: IM01: ION IMPLANT

A dose of 1.2e12 ions/cm² B11 at an energy of 60 KeV are implanted into the defined P-well regions to adjust the threshold voltage of the nmos transistor to +1 volt.

Step #30: ET07: STRIP

All photoresist is removed from the wafers by exposure to a 300 watt Oxygen plasma.

Step #31: ET06: OXIDE ETCH

The 1000 Å "Kooi" oxide grown in step #24 is etched off in a buffered HF solution. Again, the etchrate of the HF should be determined just prior to etching the device wafers to insure complete removal of the oxide and minimal loss of field oxide.

Step #32: CL01: RCA CLEAN

Contamination is cleaned from the wafers using the previously mentioned solutions of HPM/ HF /APM for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #33: OX06: DRY OXIDE DIFFUSION

A 500 Å gate oxide is grown in furnace #12 during a dry oxidation at 1100 ^oC, for both the address circuitry transistors and the imager area structures. It is recommended that this step is changed to follow the second gate oxide recipe (new pad oxide recipe) of 55 minutes at 1000 ^oC to increase the repeatability of this oxide growth. In addition the TCA clean should be performed when the furnace stabilizes at 900 ^oC, since the effectiveness of the TCA increases with temperature.

Step #34: CV01: LPCVD POLYSILICON

Approximately 6000 Å of polysilicon are deposited on the wafers using low pressure chemical vapor deposition at 610 °C. It is recommended that extra time and care are taken during the setup of the LPCVD reactor to insure that a stable temperature gradient exists prior to deposition. This will help to reduce thickness variations across the wafer lot.

Step #35: DI04: N-TYPE DIFFUSION

N250 spin on dopant is spin coated on all wafers at 3000 rpm \sim 30 seconds, prebaked at 200 °C for 15 minutes, then diffused at 1000 °C for 15

minutes. Due to difficulties encountered with this technique, It is recommended that the N250 solution is spin coated before reaching room temperature in the following manner: spin coat several ml of N250 for \sim 5 seconds at 500 rpm (to initially coat wafer), immediately spun at \sim 2000 - 3000 rpm to achieve final coating thickness, prebaked at 200 °C for at least 1 hour, then diffused at 1000 °C for 15 minutes. Coating non-uniformity's and insufficient prebaking were believed to be the cause of sheet resistance fluctuations, and these additional steps should eliminate these problems. Assuming these steps do not eliminate the problem, an additional coating of N250 solution at the previously defined parameters is recommended following the prebake and prior to the 1000 °C diffusion.

Step #36: ET06: OXIDE (SOG) ETCH

All spin on dopant is etched off the deposited polysilicon using a buffered HF solution. It is recommended that a visual inspection follow this step, since an insufficient prebake may result in a residual "film" on the polysilicon surface that cannot be removed by the HF solution. Should a film be observed, a 10 - 15 minute immersion in an APM solution should remove it. Sufficient prebake time should not produce a residual film after etching the spin on dopant.

Step #37: DE01: 4PT PROBE

Polysilicon sheet resistance is measured at 5 points on the wafer to insure adequate doping of the gate material.

Step #38: PH03: PHOTOLITH (POLY 1)

As in previous photolithography steps, Shipley 812 positive photoresist is spin coated using program 7,3,3, exposed to define the gate regions for the first polysilicon level, and developed using MF 321 developer with program 7,2,2.

Step #39: ET08: POLYSILICON ETCH

Using the GEC plasma cell, the polysilicon was patterned in an SF₆ \setminus O₂ plasma (42 sccm SF₆, 7.5 sccm O₂, 400 mtorr pressure, 40 watts power) for approximately 60 seconds per wafer. Visual endpoint detection was used for all wafers, due to the tendency of this plasma to etch faster in the center of

the wafer than at the edges. It is recommended that either this recipe is changed to use a lower processing pressure (i.e.: ~225 mtorr instead of 400 mtorr), or that the following recipe be used instead: 37.5 sccm SF₆, 12.5 sccm O_2 , 300 mtorr pressure, at 20 watts power. While both recipes should yield more uniform results, the second should provide a better selectivity over the underlying gate oxide.

Step #40: ET07: STRIP

All photoresist is removed from the wafers by exposure to a 300 watt Oxygen plasma.

Step #41: ET07: OXIDE ETCH

All wafers are placed in a buffered oxide solution to remove gate oxide damaged from the polysilicon etch from areas where it will be re-grown. It is recommended that the etch rate of the bath be determined immediately prior to this step, to insure the wafers remain in the bath long enough to etch all the exposed gate oxide with a minimal loss to the field oxide.

Step #42: CL01: RCA CLEAN

Contamination is removed from all wafers by cleaning with the previously described solutions of HPM/ HF / APM for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #43: OX06: DRY OXIDE DIFFUSION

A second 500 Å gate oxide is grown in furnace #12 on all areas of exposed single crystal silicon in a dry Oxygen ambient at 1000 0 C for 55 minutes. In addition, an insulating layer of ~800 Å of oxide is grown on all exposed polysilicon, which will insulate it from the second polysilicon layer. It is recommended that this recipe be used ,as previously mentioned, for all gate oxide growths and the pad oxide growths to increase uniformity. As in the previous gate oxidation, the TCA should be used when the furnace reaches 900 0 C to increase the effectiveness of the TCA.

Step #44: CV01: LPCVD POLSILICON

Approximately 6000 Å of polysilicon are deposited on the wafers using low pressure chemical vapor deposition at 610 °C. As with the previous

polysilicon deposition, it is recommended that additional time be allowed during the setup and stabilization of the LPCVD reactor.

Step #45: DI04: N-TYPE DIFFUSION

As in step #35, N250 spin on dopant is coated on all wafers at \sim 3000 rpm for 30 seconds, prebaked at 200 °C for 15 minutes, then diffused at 1000 °C for 15 minutes. Again, the same recommendations made in step #35 should also be applied to this step.

Step #46: ET06: OXIDE ETCH

The spin on dopant is removed from all wafers using a buffered HF solution. As in step #36, the wafers should be inspected for traces of residual organics and treated with an Apm solution as necessary.

Step #47: DE01: 4PT PROBE

Polysilicon sheet resistance is measured at 5 points on the wafer to insure adequate doping of the gate material.

Step #48: PH03: PHOTOLITH (POLY 2)

As with previous photolithography steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to define the second level polysilicon gate regions, and developed using MF 321 developer with program 7,2,2.

Step #49: ET08: POLYSILICON ETCH

Using the GEC plasma cell, the polysilicon gate regions were patterned using the previously mentioned SF_6/O_2 plasma as in step #39 (42 sccm SF_6 , 7.5 sccm O_2 , 400 mtorr etch pressure, 40 watts power). It is recommended that the same changes mentioned in step #39 also be applied here to improve unifomity across the wafer.

Step #50: ET07: STRIP

All photoresist is removed from the wafers using a 300 watt Oxygen plasma.

Step #51: PH03: PHOTOLITH (P+ S/D)

As with previous photolithography steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to define the P+ source-drain regions, and developed using MF 321 developer with program 7,2,2.

Step #52: IM01: ION IMPLANT

A dose of 2e15 ions/cm² BF_2 at an energy of 150 KeV are implanted into the defined P+ active regions on each wafer to form the source and drain regions for the PMOS transistors.

Step #53: ET07: STRIP

All photoresist is removed from the wafers using a 300 watt Oxygen plasma.

Step #54: PH03: PHOTOLITH (N+ S/D)

As with previous photolithography steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to define all N+ source/drain regions, and developed using MF 321 developer with program 7,2,2.

Step #55: IM01: ION IMPLANT

Due to a problem with the high voltage supply on the implanter, the required implant dose of 4e15 ions/cm² Phosphorous at an energy of 120 KeV could not be performed. Instead, an implant dose of 1e15 ions/cm² Phosphorous at an energy of 80 KeV was done into all the defined N+ active areas, to form the source and drain regions on the NMOS transistors.

Step #56: ET07: STRIP

All photoresist is removed from the wafers using a 300 watt Oxygen plasma.

Step #57: CL01: RCA CLEAN

The wafers were cleaned of contaminants using the previously described HPM/ HF/ APM solutions for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #58: CV03: LPCVD LTO

Approximately 3000 Å of low temperature oxide are deposited on all wafers using low pressure chemical vapor deposition at 410 ^oC. It is recommended that, as in previous LPCVD steps, additional time is taken during the set-up of the LPCVD reactor to allow for stabilization of a proper temperature gradient. This should help minimize wafer to wafer thickness non-uniformities.

Step #59: OX08: ANNEAL

All wafers are diffused at 950 ^oC for 30 minutes (15 minutes Nitrogen, 15 minutes Oxygen) to anneal out crystal damage from the previous implants, and to activate all implanted dopants. In addition, the deposited LTO film will be "densified" by this step (it's etchrate in buffered HF solutions will be reduced to that of thermally grown oxide). This "densification" will reduce the minimum distance between vias, and allow smaller diameter vias to be placed closer together.

Step #60: PH03: PHOTOLITH (CONTACT CUTS)

As with previous photolithography steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to define the contact cut areas, and developed using MF 321 developer with program 7,2,2.

Step #61: ET06: OXIDE ETCH

The LTO and residual gate oxide films are etched from the exposed contact cut regions using a buffered HF solution. It recommended that the etchrate of the HF solution be determined immediately prior to etching the device wafers. Additionally, a test wafer (with a densified LTO film that equals or exceeds the film on the thickest device wafer) should be etched with all the device wafers to help determine endpoint. Once the test wafer "pulls dry" from the HF solution, an additional 1- 2 minute overetch should be added to allow complete removal of the oxide films. Visual inspection should follow the D.I. water rinse and dry.

Step #62: ET07: STRIP

All photoresist is removed from the wafers using a 300 watt Oxygen plasma.

Step #63: CL01: RCA CLEAN

Contamination is removed from the wafers using the previously mentioned HPM/ HF/ APM solutions for 10 minutes/ 1 minute/ 10 minutes respectively, except that an additional 1 minute HF dip follows the Apm bath to remove any oxide grown by the bath. This results in exposed silicon regions which should form good "ohmic" contacts with the following Aluminum film.

Step #64: ME01: ALUMINUM DEPOSIT

Approximately 7500 Å of Aluminum are deposited using the $CVC^{\text{(*)}}$ sputter system (base pressure ~5e-6 mtorr, 340 Volts, 10 Amps, for ~20 minutes (with a 7-10 minute pre-sputter)). Due to contact problems with the Aluminum films sputtered from this machine, it is recommended that the evaporation system be used until adequate films can be sputtered.

Step #65: PH03: PHOTOLITH (METAL)

As in previous photolithography steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to define the metal lines and pads, and developed using MF 321 with program 7,2,2. It is recommended that for features smaller than 4 microns, a bottom antireflective coating is used to minimize linewidth variations due to the reflective nature of the Aluminum.

Step #66: ET05: ALUMINUM ETCH

Aluminum exposed by the previous photostep is etched off the wafers in a bath of Aluminum etch (Phosphoric acid, Nitric acid, and Acetic acid) at 50 °C. It is recommended that, for optimum linewidth control, the bath temperature is reduced to 40 °C and all wafers are etched individually using visual endpoint detection. This should improve uniformity on dimensions at or below 4 microns. Visual inspection following rinsing and drying is also recommended.

Step #67: ET07: STRIP

All photoresist is removed from the wafers in a 300 watt Oxygen plasma. It is recommended that an additional 15 - 20 minutes be added to the plasma strip with a final visual inspection, to insure that the photoresist has been completely removed.

Step #68: SI01: SINTER

All wafers are sintered in forming gas ($95\% N_2$, $5\% H_2$) at 425 °C to form ohmic contacts between the Aluminum and silicon regions. Additionally, dangling bonds contained in the gate oxide are passivated, thereby reducing the overall amount of trapped charge. It is recommended that sintering take place at 450 °C (due to temperature control problems with the furnace) to insure good ohmic contacts are formed.

Step #69: TE01: TEST

APPENDIX B

Test Chip And Device Chip Designs



- I RHOS, P+DS
- 2 RHOS, N+DS
 - 3 RHOS, POLY
 - **4** RHOS, PWELL
 - 5 RHOS, METAL
- 6 Gc metal-poly
- 7 Gc metal-n+
- 8 Gc metal-p+

9 NMOSFET 10 PMOSFET

- 11 NMOSFET FIELD OXIDE ON WELL12 PMOSFET FIELD OXIDE ON SUB
- 13 Inverter
- 14 Ring Oscillator



TEST NAME: NFAM

NMOFET FAMILY OF CURVES IDS VS VDS AND VGS L / W = 6 μ m / 32 μ m

EXTRACTION: LAMBDA is found from the slope of the VGS=3 curve in saturation divided by Idsat (units $1/V^2$)

CHANNEL DEFINITION

| | NAME | | SOURCE | |
|-----------|------|----|--------|-------|
| CHAN | v | I | MODE | FCT |
| SMU1 | VS | IS | СОМ | CONST |
| SMU2 | VG | lG | v | VAR12 |
| SMU3 | VD | ID | v | VARA |
| SMU4 | VB | IB | v | CONST |
| Vs 1 | | | v | |
| Vs 2 | | | v | |
| Vm 1 | | | | |
| Vm 2 | | | | |
| USER FCTN | | | | |
| 1 | | | | |
| 2 | | | | |

SOURCE SET UP

| | VAR 1 | VAR 2 |
|-------------|--------|--------|
| NAME | VD | VG |
| SWEEP MODE | LINEAR | LINEAR |
| START | 0 | 0 |
| STOP | 5 V | |
| STEP | 0.1 V | 0.5 V |
| NO. OF STEP | 51 | 10 |
| COMPLIANCE | 100 mA | l mA |
| CONSTANT | | |
| VS COM | 0 | 105 mA |
| VSUB V | 0 V | 100 mA |

| | X axis | Y1 axis | Y2 axis |
|------|--------|---------|---------|
| NAME | VD | ID | |
| SCL | LINEAR | LINEAR | |
| MIN | 0 | 0 | |
| MAX | 5 V | 500 μA | |

EXTRACTION: The transconductance GM is measured at the peak value. The threshold voltage VT is the voltage VG where current starts to increase. Use the intersection of a straight line with the ID = 0 axis (or with a horizontal line at ID equal leakage current)

NAME SOURCE CHAN v Ι MODE FCT SMU1 vs IS COM CONST SMU2 VG IG v VAR1 SMU3 VD ID v VAR2 SMU4 VB IB v CONST Vs 1 v Vs 2 v Vm 1 Vm 2 **USER FCTN** GM /OHM) =1 DELTA ID / DELTA VG (2

CHANNEL DEFINITION

SOURCE SET UP

| | VAR 1 | VAR 2 |
|-------------|--------|--------|
| NAME | VG | VB |
| SWEEP MODE | LINEAR | LINEAR |
| START | 0 | 0,2 |
| STOP | 5 V | |
| STEP | 0.1 V | -1 |
| NO. OF STEP | 51 | 0 |
| COMPLIANCE | 1 mA | 50 mA |
| CONSTANT | | |
| VS COM | 0 V | 105 mA |
| | | |

| | X axis | Y1 axis | Y2 axis |
|------|--------|---------|----------|
| NAME | VG | ID | GM |
| SCL | LINEAR | LINEAR | LINEAR |
| MIN | 0 V | 0 A | 0 |
| MAX | 5 V | 0.1 mA | 50 µ mho |

TEST NAME: NSUBVT NMOSFET SUB THRESHOLD CURRENT VS VGS (VDS=0.1) $L / W = 6 \mu m / 32 \mu m$

EXTRACTION: The subthreshold slope in millivolts per decade is measured by drawing a straight line through the region where the current drecreases below VT. Minimum value of drain current Isub-min and the maximum value Isub-max is read off the curve at 0 and 5 volts

| | <u> </u> | | SOURCE | |
|-----------|----------|----|--------|-------|
| CHAN | V | I | MODE | FCT |
| SMU1 | VS | IS | СОМ | CONST |
| SMU2 | VG | IG | v | VARI |
| SMU3 | VD | ID | V | VAR2 |
| SMU4 | VB | IB | v | CONST |
| Vs 1 | | | V | |
| Vs 2 | | | V | |
| Vm 1 | | | | |
| Vm 2 | | | | |
| USER FCTN | | | | |
| 1 | | | | |
| 2 | | | | |

SOURCE SET UP

| | | VAR 1 | VAR 2 |
|-----------|-----|---------|--------|
| NAME | | VG | |
| SWEEP M | ODE | LINEAR | LINEAR |
| START | - | 0 | |
| STOP | | 5 V | |
| STEP | | 0.05 V | |
| NO. OF ST | TEP | 101 | |
| COMPLIA | NCE | l mA | |
| CONSTAN | | | |
| vs o | СОМ | 0 | 105 mA |
| VSUB | v | 0.100 V | 100 mA |
| VB· | СОМ | 0 | 105 mA |

| | X axis | Y1 axis | Y2 axis |
|------|--------|---------|---------|
| NAME | VG | ID | SUBVT |
| SCL | LINEAR | LOG | LINEAR |
| MIN | 0 | l nA | 0 |
| MAX | 5 | l mA | 1 |



TEST NAME: PFAM

PMOSFET FAMILY OF CURVES IDS VS VDS AND VGS L / W = 16 μ m / 32 μ m

EXTRACTION: LAMBDA is found from the slope of the VGS= -3 curve in saturation divided by Idsat (units $1/V^2$)

CHANNEL DEFINITION

| | NAME | | SOURCE | |
|-----------|------|----|--------|-------|
| CHAN | V | I | MODE | FCT |
| SMU1 | VS | IS | СОМ | CONST |
| SMU2 | VG | IG | v | VAR |
| SMU3 | VD | ID | v | VAR |
| SMU4 | VB | IB | v | CONST |
| Vs 1 | | | v | |
| Vs 2 | | | v | |
| Vm I | | | | |
| Vm 2 | | | | |
| USER FCTN | | | | - |
| 1 | | | | |
| 2 | | | | |

SOURCE SET UP

| VAR 2 |
|---------|
| VG |
| LINEAR |
| 0 |
| |
| - 0.5 V |
| 10 |
| 1 mA |
| |
| 105 mA |
| 100 mA |
| |

| | X axis | Y1 axis | Y2 axis |
|------|--------|----------|---------|
| NAME | VD | ID | |
| SCL | LINEAR | LINEAR | |
| MIN | 0 | 0 | |
| MAX | - 5 V | - 500 μA | |

TEST NAME: PIDVG

PMOSFET IDS VS VGS WITH VDS=0.1 VOLTS L / W =1 6 μm / 32 μm

EXTRACTION: The transconductance GM is measured at the peak value. The threshold voltage VT is the voltage VG where current starts to increase. Use the intersection of a straight line with the ID = 0 axis (or with a horizontal line at ID equal leakage current)

| | NAME | | SOURCE | |
|------------------|------|-----------|------------|----------|
| CHAN | V | I | MODE | FCT |
| SMU1 | VS | IS | СОМ | CONST |
| SMU2 | VG | IG | V | VARI |
| SMU3 | VD | ID | v | VAR2 |
| SMU4 | VB | IB | v | CONST |
| Vs 1 | | | V | |
| Vs 2 | • | | v | |
| Vm 1 | | | | |
| Vm 2 | | | | |
| USER FCTN | | | | |
| 1 | GM | (/OHM) = | DELTA ID / | DELTA VG |
| 2 | | | | |

CHANNEL DEFINITION

SOURCE SET UP

| | VAR 1 | VAR 2 |
|-------------|---------|--------|
| NAME | VG | VB |
| SWEEP MODE | LINEAR | LINEAR |
| START | 0 | 0-1 |
| STOP | - 5 V | |
| STEP | - 0.1 V | -1 |
| NO. OF STEP | 51 | 0 |
| COMPLIANCE | l mA | 50 mA |
| CONSTANT | | |
| VS COM | 0 V | 105 mA |
| VSUB V | | , |
| | | 1 |

| | X axis | Y1 axis | Y2 axis |
|------|--------|------------|----------|
| NAME | VG | ID | GM |
| SCL | LINEAR | LINEAR | LINEAR |
| MIN | -5 V | 0 A | 0 |
| MAX | 0 V | - 1 mA | 50 µ mho |

TEST NAME: PSUBVT PMOSFET SUB THRESHOLD CURRENT VS VGS (VDS=0.1) $L / W = 16 \mu m / 32 \mu m$

EXTRACTION: The subthreshold slope in millivolts per decade is measured by drawing a straight line through the region where the current drecreases below VT. Minimum value of drain current Isub-min and the maximum value Isub-max is read off the curve at 0 and - 5 volts VERY IMPORTANT - MICROSOPE YGHT MMST BE OFF DURING THE

**** CHANNEL DEFINITION

MEASUREMENT.

| | <u>NAME</u> | | SOURCE | |
|-----------|-------------|----------|----------|-------|
| CHAN | V | I | MODE | FCT |
| SMU1 | VS | IS | COM | CONST |
| SMU2 | VG | IG | <u>v</u> | VAR1 |
| SMU3 | VD | ID | v | VAR2 |
| SMU4 | VB | IB | v | CONST |
| Vs 1 | | | v | |
| Vs 2 | | | v | |
| Vm 1 | | | | |
| Vm 2 | | <u> </u> | | |
| USER FCTN | | | | |
| 1 | | | | |
| 2 | | | | |

SOURCE SET UP

| | | VAR 1 | VAR 2 |
|--------|-------|----------|--------|
| NAME | | VG | |
| SWEEP | MODE | LINEAR | LINEAR |
| START | | 0 | |
| STOP | | -5 V | |
| STEP | | -0.05 V | |
| NO. OF | STEP | 101 | |
| COMPL | IANCE | 1 mA | |
| CONST | ANT | | |
| vs | СОМ | 0 | 105 mA |
| VSUB | v | -0.100 V | 100 mA |
| VB. | СОМ | 0 | 105 mA |

| | X axis | Y1 axis | Y2 axis |
|------|--------|---------|---------|
| NAME | VG | ID | SUBVT |
| SCL | LINEAR | LOG | LINEAR |
| MIN | 0 | -1 nA | 0 |
| MAX | -5 | -1 mA | -1 |





EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The contact resistance RC is (V/I). The designer needs a value that is a function of the contact area. The contact conductance per square micrometer, GC, can be multiplied by the contact area and inversed to give RC. So GC = (IF/V)/Area.

| | NAME | | SOURCE | |
|-----------|-------------------|------------------|---------|--------|
| CHAN | V | I | MODE | FCT |
| SMU1 | VF | IF | Ι | VAR1 |
| SMU2 | V1 | I, | I | CONST |
| SMU3 | V | I | СОМ | CONST |
| SMU4 | 1/2 | In | I | CONST |
| Vs 1 | - VSUB | | V | -CONST |
| Vs 2 | | | V | |
| Vm 1 | | | | |
| Vm 2 | -V1 - | | | |
| USER FCTN | | | | |
| 1 | | | | |
| 2 | GC | (GC) = (IF / 64) | (V1-V2) | |

CHANNEL DEFINITION

SOURCE SET UP

| | VAR 1 | VAR 2 |
|-----------------------------|------------------------|--------|
| NAME | IF | |
| TEST NAME. W | LINEAR | |
| START | 0 | |
| CHANNEL STOP | 10.00 mA | |
| STEP | 100.0uA | |
| NO. OF STEP | 101 | |
| SOURCE SET UP- | 20.00V | |
| CONSTANT- DISPLAY MODE:- | | |
| VŠ COM | 0 | 105 mA |
| VSUBI, KI | - 5.000 V ⊘ | 0.1V |
| I, I | 0 | 0.1V |

| • | X axis | Y1 axis | Y2 axis |
|------|--------|---------|------------|
| NAME | IF | VF | GC |
| SCL | LINEAR | LINEAR | LINEAR |
| MIN | 0 | 0 | 0 |
| MAX | 10 mA | 20121 | 0.2 350E-6 |



TEST NAME: NCBKR METAL TO N+ CONTACT CONDUCTANCE/µm²

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The contact resistance RC is (V/I). The designer needs a value that is a funtion of the contact area. The contact conductance per square micrometer, GC, can be multiplied by the contact area and inversed to give RC. So GC = (IF/V)/Area.

| | NAME | | SOURCE | |
|-----------|-------------------|------------------|-----------|--------|
| CHAN | V | I | MODE | FCT |
| SMU1 | VF | IF | I | VAR1 |
| SMU2 | V_\ | 1. | Н | CONST |
| SMU3 | v | I | СОМ | CONST |
| SMU4 | V2 | In | L | CONST |
| Vs 1 | -VSUB | | V | -CONST |
| Vs 2 | | | V | |
| Vm 1 | | | | |
| Vm 2 | • -V1- | | | |
| USER FCTN | | | | |
| 1 | | | | |
| 2 | GC | (GC) = (IF / 16) | / (VI-V2) | |

CHANNEL DEFINITION

SOURCE SET UP

| | VAR 1 | VAR 2 |
|-------------|------------------|------------|
| NAME | IF | |
| SWEEP MODE | LINEAR | |
| START | 0 | ···· · · · |
| STOP | 10.00 mA | |
| STEP | 100.0uA | |
| NO. OF STEP | 101 | |
| COMPLIANCE | 20.00V | |
| CONSTANT | | |
| VS COM | 0 | 103 mA |
| VSUBI, NI | <u>5,000</u> V ⊘ | 0.11 |
| , H | 0 | 0. + V |

| | X axis | Y1 axis | Y2 axis |
|------|--------|---------|----------|
| NAME | IF | VF | GC |
| SCL | LINEAR | LINEAR | LINEAR |
| MIN | 0 | 0 | 0 |
| MAX | 10 mA | 20 V | DA 10E-3 |



PCBKR

TEST NAME: MCBKR- METAL TO POLY CONTACT CONDUCTANCE/µm²

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The contact resistance RC is (V/I). The designer needs a value that is a funtion of the contact area. The contact conductance per square micrometer, GC, can be multiplied by the contact area and inversed to give RC. So GC = (IF/V)/Area.

SOURCE NAME CHAN v I MODE FCT SMU1 VF IF Ι VAR1 SMU2 ٧ī I, I CONST SMU3 V Ι COM CONST SMU4 <u>V2</u> 12 5 CONST Vs 1 VSUB-CONST- V. Vs 2 -₩-Vm 1 -1/2-Vm 2 ∇I USER FCTN 1 $(\overline{\text{GC}}) = (\text{IF} / 64) / (\overline{\text{V1-V2}})$ 2 GC

CHANNEL DEFINITION

SOURCE SET UP

| _ | VAR 1 | VAR 2 |
|-------------|----------------------|-------------------|
| NAME | IF | |
| SWEEP MODE | LINEAR | |
| START | 0 | · · · · · · · · · |
| STOP | 10.00 mA | |
| STEP | 100.0uA | |
| NO. OF STEP | 101 | |
| COMPLIANCE | 20.00V | |
| CONSTANT | | |
| V\$, СОМ | 0 | 105 m A |
| VSUBI, N I | 5.000 ¥ ტ | 0.1V |
| · Iz I | 0 | 0.1V |

| | X axis | Y1 axis | Y2 axis |
|------|--------|---------|---------|
| NAME | IF | VF | GC |
| SCL | LINEAR | LINEAR | LINEAR |
| MIN | 0 | 0 | 0 |
| MAX | 10 mA | 20 V | 🗰 5E-3 |



TEST NAME: MPAW METAL VAN DER PAUW

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The sheet resistance RS is (V/I)(Pi/ln2). The value of RS is measured in the flat region of the RS vs IF curve. The VF value will be small because metal is such a good conductor as a result the measurement will be noisy.

CHANNEL DEFINITION

| | NAME | | SOURCE | |
|-----------|---------------------|------------------|-------------|--------|
| CHAN | V | I | MODE | FCT |
| SMU1 | VF | IF | I | VAR1 |
| SMU2 | Ă. | I, | I | CONST |
| SMU3 | V. | I | СОМ | CONST |
| SMU4 | .V2 | I, | 5 | CONST |
| Vs 1 | - VSUB - | | v | -CONST |
| Vs 2 | | | v | |
| Vm 1 | ~ V2- | | | |
| Vm 2 | - V1 - | | | |
| USER FCTN | | | | |
| 1 | | | | |
| 2 | RS | (RS) = (V1 - V2) | *4,532 / IF | |

SOURCE SET UP

| | VAR 1 | VAR 2 |
|-------------|-------------|--------|
| NAME | IF | |
| SWEEP MODE | LINEAR | |
| START | 0 | |
| STOP | 40.00 mA | |
| STEP | 200.0uA | |
| NO. OF STEP | 201 | |
| COMPLIANCE | 20.00V | |
| CONSTANT | | |
| VS СОМ | 0 | 105 mA |
| VSUB IN I | 5.000 V O.A | 101 |
| · I2 I | 0 A | 10 V |

| | X axis | Y1 axis | Y2 axis |
|------|---------|---------|----------|
| NAME | IF | VF | RS |
| SCL | LINEAR | LINEAR | LINEAR |
| MIN | 0 | 0 | 0 |
| MAX | 40.0 mA | 0.2 V | 0.5 ohms |



TEST NAME: WPAW P-WELL VAN DER PAUW

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The sheet resistance RS is (V/I)(Pi/ln2). The value of RS is measured in the flat region of the RS vs IF curve. The VF value will be large for small If because the well resistance is high. Be sure VF is not in compliance. That is VF should be increasing not flat at data point.

CHANNEL DEFINITION

| | NAME | | SOURCE | |
|-----------|-------|--------------|-------------|--------|
| CHAN | V | I | MODE | FCT |
| SMU1 | VF | IF | I | VAR1 |
| SMU2 | | I. | I | CONST |
| SMU3 | v | I | СОМ | CONST |
| SMU4 | | I2 | -7 | CONST |
| Vs 1 | VSUB_ | | v | -CONST |
| Vs 2 | | | V | |
| Vm 1 | | | | |
| Vm 2 | -71 | | | |
| USER FCTN | | | | |
| 1 | | | | |
| 2 | RS | (RS)=(V1-V2) | *4.532 / IF | |

SOURCE SET UP

| | VAR 1 | VAR 2 |
|--------------------|---|---------------|
| NAME | IF | |
| SWEEP MODE | LINEAR | 20 mm 1.1 + 2 |
| START | 0 | |
| STOP | 500 μA | |
| STEP | 5 µA | |
| NO. OF STEP | 101 | |
| COMPLIANCE | 20.00V | |
| CONSTANT | · · · · - · · · · · · · · · · · · · · · | |
| V\$ СОМ | 0 | 105 mA |
| VSUB I K I | 5.000 V- O.A | 101 |
| · I ₂ I | 0.A | 10 V |

| | X axis | Y1 axis | Y2 axis |
|------|--------|---------|-----------|
| NAME | IF | VF | RS |
| SCL | LINEAR | LINEAR | LINEAR |
| MIN | 0 | 0 | 0 |
| MAX | 500 μA | 10.0 V | 8000 ohms |


TEST NAME: OPAW N+ POLY SILICON VAN DER PAUW

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The sheet resistance RS is (V/I)(Pi/In2). The value of RS is measured in the flat region of the RS vs IF curve. The VF value should be increasing at a constant slope.

| | NAME | | SOURCE | ······································ |
|-----------|----------|------------------|-------------|--|
| CHAN | V | 1 | MODE | FCT |
| SMU1 | VF | IF | I | VAR1 |
| SMU2 | V) | 1, | I | CONST |
| SMU3 | V | ICOM | COM | CONST |
| SMU4 | V2 | Iz | L | CONST |
| Vs 1 | -VSUB- | | | - CONST |
| Vs 2 | ····· | | | |
| Vm 1 | -₩2 | | | |
| Vm 2 | | | | |
| USER FCTN | | | | |
| 1 | | | | |
| 2 | RS | (RS) = (V1 - V2) | *4.532 / IF | |

CHANNEL DEFINITION

SOURCE SET UP

| | VAR 1 | VAR 2 |
|-------------|-------------|---------|
| NAME | IF | |
| SWEEP MODE | LINEAR | |
| START | 0 | |
| STOP | 10.00 mA | |
| STEP | 100.0uA | |
| NO. OF STEP | 101 | |
| COMPLIANCE | 20.00V | |
| CONSTANT | | |
| V\$СОМ | 0 | 105 m A |
| VSUB IN I | 5.000-V O.A | 10 V |
| In I | 0. A | 10V |

DISPLAY MODE: GRAPHICS

| | X axis | Y1 axis | Y2 axis |
|------|---------|---------|----------|
| NAME | IF | VF | RS |
| SCL | LINEAR | LINEAR | LINEAR |
| MIN | 0 | 0 | 0 |
| MAX | 10.0 mA | 10.0 V | 200 ohms |



TEST NAME: NPAW N+ DRAIN/SOURCE VAN DER PAUW

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The sheet resistance RS is (V/I)(Pi/In2). The value of RS is measured in the flat region of the RS vs IF curve. The VF value should be increasing at a constant slope.

CHANNEL DEFINITION

| | NAME | | SOURCE | |
|-----------|---------------------------------------|------------------|---------------|---------|
| CHAN | V | Ι | MODE | FCT |
| SMU1 | VF | IF | <u> </u> | VAR1 |
| SMU2 | V1 | I, | I | CONST |
| SMU3 | v | I | COM | CONST |
| SMU4 | 1/2 | I2 | I | CONST |
| Vs 1 | - VSUB | | _ | - CONST |
| Vs 2 | | | ¥ | |
| Vm 1 | | | | |
| Vm 2 | - V1- | • | | |
| USER FCTN | | | · · · | - |
| 1 | · · · · · · · · · · · · · · · · · · · | | | |
| 2 | RS | (RS) = (V1 - V2) | *4.532 / IF | |

SOURCE SET UP

| | VAR 1 | VAR 2 |
|------------------|---------------------------------------|--------|
| NAME | IF | |
| SWEEP MODE | LINEAR | |
| START | 0 | |
| STOP | 10.00 mA | |
| STEP | 100.0uA | |
| NO. OF STEP | 101 | |
| COMPLIANCE | 20.00V | |
| CONSTANT | · · · · · · · · · · · · · · · · · · · | |
| V\$ СОМ | 0 | 105 mA |
| VSUB IL VI COM | 0 45.000 ∀ | 10_V |
| I ₂ I | 0. A | (0 V |

DISPLAY MODE: GRAPHICS

| | X axis | Y1 axis | Y2 axis |
|------|---------|---------|----------|
| NAME | IF | VF | RS |
| SCL | LINEAR | LINEAR | LINEAR |
| MIN | 0 | 0 | 0 |
| MAX | 10.0 mA | 2.0 V | 200 ohms |



TEST NAME: **PPAW P+ DRAIN/SOURCE VAN DER PAUW**

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The sheet resistance RS is (V/I)(Pi/ln2). The value of RS is measured in the flat region of the RS vs IF curve. The VF value should be increasing at a constant slope.

CHANNEL DEFINITION

| | NAME | | SOURCE | |
|-----------|-------------------|------------------|-------------|---------|
| CHAN | V | I | MODE | FCT |
| SMU1 | VF | IF | I | VARI |
| SMU2 | | II | + | CONIST |
| SMU3 | v | I | COM | CONST |
| SMU4 | VZ | I2 | - E | CONIST |
| Vs 1 | -VSUB- | | | -CONST- |
| Vs 2 | | | · | |
| Vm 1 | + \/2_ | | | |
| Vm 2 | . <u></u> | | | |
| USER FCTN | | | | |
| 1 | | | | |
| 2 | RS | (RS) = (V1 - V2) | *4.532 / IF | |

SOURCE SET UP

| | VAR 1 | VAR 2 |
|-------------|------------------------|--|
| NAME | IF , | |
| SWEEP MODE | LINEAR | •••••••••••••••••••••••••••••••••••••• |
| START | 0 | |
| STOP | 10.00 mA | |
| STEP | 100.0 u A | |
| NO. OF STEP | 101 | |
| COMPLIANCE | 20.00V | |
| CONSTANT | | |
| VS-11 GOM F | - 0 | JOSTIA 100 |
| VSUBV V COM | - 5:000 V 🖒 | 105mt |
| IV I | 0 | 101 |

DISPLAY MODE: GRAPHICS

| | X axis | Y1 axis | Y2 axis |
|------|--------|---------|----------|
| NAME | IF | VF | RS |
| SCL | LINEAR | LINEAR | LINEAR |
| MIN | 0 | 0 | 0 |
| MAX | 10.0mA | 2.0 V | 200 ohms |

APPENDIX C

Process Simulation Files

FOR DEVICE (CID) : INITIAL GRID







IN SUBSTRATE AND DXIDE NDUCED STRESS





PRESSURE CONTOURS OF

<-۶



























(-14

















(19



(-20





c-22











```
DIFFUSION TIME-62 TEMPERAT-810 INERT
     5 PWell ONDS process
                                                                                                                                                       5 STEF 14 PEOS PHOTOLITH (ACTIVE:
                                                                                                                                                       S
DEPOSITION PHOTORES POSITIVE THICKNES-1.05 SPACE5-2
DEVELOP
DEVELOP
     S Mash date file "Dmos.tll"
     MASX .
                  IN.FILE-mmos.tll PRINT
                                                                                                                                                       S STEP 15 ETOS NITRIDE (PRE-FIELD)
     S Set Display to X-windows OPTION DEVICE-X
                                                                                                                                                      ETCH NITRODE TRAPEZOI
     5 Set up grid and initialize structure
                                                                                                                                                       S STEF 16 ET07 STRIP
                     X LOCACION-0 SPACING-0.5
X LOCACION-0.5 SFACING-0.1
X LOCACION-1.6 SPACING-0.1
X LOCACION-1.6 SPACING-0.2
     LINE
                                                                                                                                                      ETCH PHOTORES ALL
     LINE
     LINE
                                                                                                                                                      S STEP 17 PHGS PHOTOLOTA (FLELT THRESSOLD VT)
     S SET INITIAL Y GRID SPATING
                                                                                                                                                     DEPOSITION PHOTORES POSITIVE INICANES-1.05 SPACES-4
EXPOSE MASX-CHANSTE
     N N
                    Y LOTATION-C SFACING-0.1
Y LOTATION-T SFACING-2.2
Y LOTATION-T SFACING-2.2
Y LOTATION-4 SFACING-2.1
                                                                                                                                                     5 STEP 18 INCL IMPLANT OF IMPLANT
                                                                                                                                                 BORON DOSE-Sel3 ENERGY-100 PEARSIN BF.EFF

SELECT 2-10010 BORON TITLE-YMMOS AFTER CHANNEL STOP IMPLANT

Y.OFFSET-2. (T.S.22 MAX-F Y.MAX-6 STALE X.S.22E-0.25 Y.S.22E-0.25 X.CFFEST-1.0 -

TOLOR COLOR-3 NOTABLE

COLCA COLOR-3 NOTABLE

COLCA COLOR-3 NOTABLE

COLCA COLOR-5 NOTABLE

COLCA COLOR-5 LINE TYP-2 COLOR-1

CONTOUR VALUE-36 LINE TYP-3 COLOR-1

CONTOUR VALUE-36 LINE TYF-3 COLOR-1

CONTOUR VALUE-36 LINE.TYF-3 COLOR-1

CONTOUR VALUE-36 LINE.TYF-3 COLOR-1

LABEL LABEL-PHOTORESIST 'COLOR-1
     METFONE GI 1.:
MEER GREE.FAE-Bai
       Start of Processing
Substarts Water N-type.«LLC», 5-15 Ohm-cm (12) Chr-cm used
      NOTIALIZE RATIO-1.5 (103) NOT.SUB-0.0 DROSPHOR-1015
     SELECT TITLE." FWELL CMOSS INTELAL GROID FOR MMOS DEVILE"
Flotid X.MIN-E X.MAX-E Y.MIN-T Y MONAF EARLY "CLEAR X.SIDE. 19 -
Y.SIDE-J.F X.MIFFEL-1.6 Y.OFFSET-I.6 J.SIDE-I.6 L.BUNT-1 C.BIDDU-
GRID L.GRILL C.GRID-1
    S STER 1 JULL SURIBE
                                                                                                                                                   ENC

LABEL LABEL-PHOTORESIST 'ON X-1 Y-3 COLOR-1 LEFT SIZE-0.28 REITANDI -

C.RECTAN-6 W.RECTAN-5 H RECTAN-5

LABEL LABEL-VILLE 'ON X-1 Y-3 COLOR-3 LEFT SIZE-0.25 RECTANDI -

LABEL LABEL-VILLE 'ON X-1 Y-4 COLOR-4 LEFT SIZE-0.25 RECTANDI 'LABEL-

M.RECTAN-5 H.RECTAN-5 Y-4 COLOR-4 LEFT SIZE-0.25 RECTANDI 'LABEL-

M.RECTAN-5 H.RECTAN-5 LES I SIZE-0.25 LEFT -

LABEL LABEL-FRON CONTOURS: LES I SIZE-0.25 LINE.TYPE-2 CLIVE-7

LEFT 'ON X-1 Y-5 COLOR-1 LEFT -

SIZE-0.25 LINE.TYPE-2 CLIVE-7 LENGTH-10

SIZE-0.25 LINE.TYPE-2 CLIVE-7 LENGTH-10

SIZE-0.25 LINE.TYPE-2 CLIVE-7 LENGTH-10
    S STER 1 DECL OFT PROBE
    S STEP 3 CLUL ATA CLEAN
      STEP 4 OXC4 WET DAIDE
                  START SOAK AT 1050 CH
  5
DIFUSION TIME +4 TEMPERAT-910 INERT
DIFUSION TIME +5 TEMPERAT-910 INERT
DIFUSION TIME +5 TEMPERAT-910 INERT
DIFUSION TIME +6 5 TEMPERAT-100 METTO
DIFUSION TIME +6 5 TEMPERAT-100 METTO
DIFUSION TIME +10 TEMPERAT-100 INERT
                                                                                                                                                  5
5 5TEF 19 2707 STRIP
                                                                                                                                                  ETCH PHOTORES ALL
 S STEP 5 PHOS PHICKLING (WELL INPLANT LEVEL 1)
                                                                                                                                                  STEF 20 ETOS DXIDE ETCH
                                                                                                                                                  ETCR OXIDE TRAPEZOI
 DEPOSITION PHOTORES POSITIVE THICKNES-1.05 SPACES-2
 EXFOSE MASX-PHELL
DEVELOF
                                                                                                                                                 5 STEP 21 CLOI RCA CLEAN
  S STER 6 ETOE ONIDE ETTE
                                                                                                                                                 5 STEF 25 OX04 WET OXIDE (FIELD OXIDE
  ETCH SKIDE TRAFEZOI
                                                                                                                                                               ISTART SOAR AT 1050 CT
   STRE 7 INCL INFLANT PARLE
                                                                                                                                                S METHC VISCOUS GRILONI-6 INIT-6.2
DIFFUSION TIME-4 TEMPERA-965 DRYSS
DIFFUSION TIME-5. TEMPERAT-965 T.FINAL-1655 DRYSS
DIFFUSION TIME-5. TEMPERAT-9650 T.FINAL-1665 DRYSS
DIFFUSION TIME-6.7 TEMPERAT-1650 T.FINAL-1606 INEAT
LIFFUSION TIME-6.7 TEMPERAT-1650 T.FINAL-1606 INEAT
LIFFUSION TIME-4.7 TEMPERAT-1650 INTRT
EXTRACT X=4.5 OXILI AREA.EXT NAME-fieldcx
5
   MPLANT BORDN DOS2+4012 ENERGY+50 PEARSIN RP.EFF
  SAVEFILE OUT.FILE-TROEWIND STALE-1.0
  STEP & ETCY STRIP
  TTE PROTORES ALL
  STEP 5 CLOI RCA CLEAN
                                                                                                                                                 SAVEFULE OUT.FILE-nmosflox SCALE-1.0
 S STEP 10 OXIE DRY DXIDE (WELL DRIVE
              ISTART SCAP AT 1115 C
                                                                                                                                                S STEP 23 ETGS NUTRICE (POST FUELD NTTROVE ETCH
S

DIFFUSION TIME-4 TEMPERAT-901 INERT

DIFFUSION TIME-4 TEMPERAT-901 INERT

DIFFUSION TIME-5 TEMPERAT-901 T.FINAL-1135 INERT

DIFFUSION TIME-908.5 TEMPERAT-9105 DEVIC

DIFFUSION TIME-900 TEMPERAT-9105 DEVIC

DIFFUSION TIME-900 TEMPERAT-9100 T FUNAL-9000 INERT

DIFFUSION TIME-1T TEMPERAT-9100 T FUNAL-9000 INERT

DIFFUSION TIME-1 TEMPERAT-9100 T NEWS

EXTERT X-1 T CXITE AREA EXT NAME-wellex

5
                                                                                                                                                ETCH NOTRIDE ALL
                                                                                                                                                S STEP 14 ETCE OXIDE ETCH
                                                                                                                                                ETCH OXIDE TRAPEZCO THUTKNES-2.06
                                                                                                                                                S STEP 25 CLA: BOA CLEAN
 SAVERILE OUT FILE-smoswelld: STALE-1.1
                                                                                                                                                S
STEF 26 OX34 WET CHIDE KIDE CAADE
S
 S STER TO RETUR CXIII ETCH SPORT WELL CHOVE
ETTS ONDIE ALL
                                                                                                                                               S

CIFFUSION TIME+4 TEMPERAT-SOC INERT

LIFFUSION TIME+4 TEMPERAT-SOC METO:

DIFFUSION TIME+4 TEMPERAT-SOC INERT

EXTRACT X-2.0 OXIDE AREA.EXT NAME-RODIOX
S STEP 12 CASE DRY CALLE FAL DALLE
             ISTART STAY AT 1197
                                                                                                                                                 STEP 27 INCL IMPLANT (PRCS VT IMPLANT)
S
CIFFLEICN TIME-6 TEMPERAT-SIC INERT
DIFFLEICN TIME-5.5 TEMPERAT-SIC T FINAL-1550 DRYDS
DIFFUSION TIME-6 TEMPERAT-1500 T.FINAL-110 DRYDS
DIFFUSION TIME-6 TEMPERAT-1500 T.FINAL-1000 INERT
DIFFUSION TIME-6 TEMPERAT-1000 INERT
DIFFUSION TIME-4 TEMPERAT-1000 INERT
EXTENT X-2.0 OX10E AREA.EXT NAME-FAGOX
                                                                                                                                                -
IMFLANT BORDN DOSE-1811 ENERGY-60 PEARSON RF.EFF
                                                                                                                                                S
SITEF 28 PHOS PROTOLITY INMOSIVE IMPLANT
                                                                                                                                               S
DEPOSITION PROTORES POSITIVE THICKNES-1.05 SPACES-1.0
EXPOSE MASK-INJISVI
DEVELOF
S STER 19 CWCI CVL NITRIDE
                                                                                                                                               S STEP 25 INCL INFLANT (MMOS VT IMPLANT)
$
DEPOSITION NUTRILS TRUCKNES-115 SPACES-1
```

```
(-)7
```

S INPLANT BORGN DOSE-1.2012 ENERGY-EC PEARSON RP.EFF SLECT L-LOGIO (BORON, TITLE-'APTER NONS VT INFLANT' SKLECT L-LOGIO (BORON, TITLE-'APTER NONS VT INFLANT' FLOT.2D X.MIN-5 X.MAX-5 Y.MAX-6 SCALE CLEAR T.SIZE-0.4 -L.BODND-1 C.BOUND-1 COLOR COLOR-5 DAIDE FORLACK XIIS TO 20 STEF 1] CONTOUR VALUE-16 LINE.TYF-2 COLOR-1 ENC LABEL LABEL-PROTORESIST "CM X-1 Y-3 COLOR-1 LEFT SIZE-0.25 RECTANIL C.RECTAR: M.RECTAN-5 H.NECTAR-5. SLINE.TYF-2 COLOR-5 LEFT SIZE-0.25 RECTANIL C.RECTAR: M.RECTAR-5 H.NECTAR: LABEL-CONDE "CM X-1 Y-3.5 COLOR-5 LEFT SIZE-0.25 RECTANIL C.RECTAR: M.RECTAR-5 H.NECTAR: LABEL-CONDE "CM X-1 Y-3.5 COLOR-5 LEFT SIZE-0.25 RECTANIL C.RECTAR: SIZE-0.25 LINE TYFE-2 CLINE: LENGTH-1.0 LABEL LABEL-FROCI DX IS GROGIOX MICKINS THICK' "CK X-: Y-4.5 COLOR-1 LEFT SIZE-0.25 S STEP 30 ETC7 STRIP ETCH PHUTORES ALL S STER 31 ETC: OXIDE ETCH ETCH OXIDE TRAPEZCE THEORNES-C.125 S STEP 37 CLOL REA TLEAN S STEP 35 CHIE DAY ONIDE (GATE CHIEF) ISTART SCAN AT 1050 CI S TITISIUN TIME+4 TEMPERAT-900 IMERT CIFFUSION TIME+5 TEMPERAT-900 T.FURAL-100C DEVII DIFFUSION TIME+6 TEMPERAT-100C DEVIC DIFFUSION TIME+0 TEMPERAT-100C DEVIC DIFFUSION TIME+0 TEMPERAT-100C T.FIRAL+1(CS INERT DIFFUSION TIME+6 TEMPERAT-100C IMERT DIFFUSION TIME+6 TEMPERAT-100C IMERT DIFFUSION TIME+6 TEMPERAT-100C IMERT S STEF 34 CVLL CVT POLY DEPOSITION POLYSILI THICKNES-0.6 SPACES-1 DIFFUSION TIME-120 TEMPERAT-515 INERT STER 25 DIG4 N-TYPE DIFF FOLY DORE METHOL INIT-(.) DIFFUSION TIMELS TEMPERAT-SC: T.FINAL-SCO INERT PROSENCE-TEL DIFFUSION TIMELS TEMPERAT-SCI T.FINAL-ICCI INERT PROSENUS-LEZI TIFFUSION TIMELS TEMPERAT-ICCI INERT PROSENTA-LEZI DIFFUSION TIMELS TEMPERAT-ICCI INERT PROSENTA-LEZI S STEP DE ETGE OXIDE ETCH S STEF 1 DEL1 APT PROBE S SINTER BE PHIL PHITGLITH (PILY) DEFISITION PHITORES POSITIVE THITHNES-ULIS SPACES-1 Expess Mask-Filvo Develif S STER DS - ETTE POLS ETTR STUR PELYSULT TRAPEZUS THICKNES-1 65 SAVEFILE CUT.FILE-THOSPELY SCALE-1.1 S STEP 40 - ETCT STROP STEN FROTORES ALL S STEP 41 OXIS TAY DAITS DIFFUSURE S DEFINITION TIME+4 TEMPERATABLE T.F.NALASTI LNERT DEFINITION TIME+4 TEMPERATABLE T.F.NALASTI LNERT DEFINITION TIME-1 S TEMPERATASTI T.F.NALASTI DEFINITION TIME-1 S TEMPERATALET F.F.NALASTI DEFINITION TIME-1 TEMPERATALET INFO DEFINITION TIME-1 TEMPERATALET INFO DEFINITION TIME-1 TEMPERATALET INFO STEP 42 OVID OUT FOLME S DEPOSITION POLYSILD THICKNESHILF SPATESHI DEFRUSION TIME-120 TEMPERATURIS INERT STER 45 DICK NOTTER DIFFUSION S TYPTYSION TIME-4 TEMPERAT-SII INERT DIFFUSION TIME-5 TEMPERAT-SII T.FUNAL-DIGI INERT IFFUSION TIME-5 TEMPERAT-DILI INERT IFFUSION TIME-5 TEMPERAT-DILI INERT S STEP 44 OXDE OXIES ETCH S STEF 45 DE11 4PT FRORE S ETER 66 PHIS PHOTOLOTH (POLYS

DEPOSITION PHOTORES POSITIVE THICKNES-1.05 SPACES-10 EXPOSE MASK-POLY2 DEVELOP S STEP 41 BTOS POLY2 ETCH S ETCH POLYSIL: TRAPEZOI THICKNES-1 S STEF 40 ET07 ETCH PHOTORESIST ETCH PHOTORES ALL SAVEFILE OUT.FILE-EROSANCE 5 STEP 45 PEC2 PECTCLITH (P+ DRAIN/SIURCE S DEPOSITION PROTORES POSITIVE THICKNES-1.05 EXFJSE MASK-F-5/D DEVELOF S STEP SC ETOE OXIDE ETCH S ETCH ONIDE TRAPEZIS THICKNES-0.1 STEP SI INTE INFLAND OF DRAIN SOURCE IMPLANT - BF2 DOSE-IelS ENERGY-150 DEARSON KS.EFS TOLT-7 S STER SI ETC7 STRIP RESIST STOR PROTORSS ALL S STEP 53 PHO1 PROVIDITE IN- SOURCE/DRAIN DEROSOTION PHOTORSE DUSITIONE THICKNESSLICS SPRIES-2 EXTOSE MASK-N-S'D EVELLE S STES S4 INT: IMPLANT IN- DRAIN/SOURCE IMPLANT PHOSPHIRUSE DOSE-leis ENERGY-60 PEARSON RF.EFF S SELECT Z-LOGIC ETREN 7151E-* AFTER N- SCURJE TRAIN INFLANT? PLOT-2D X.MIN-1 X.MAX-1C Y.MAX-6 SINLE CLEAR T.SIZE-J.4 L.ETTR-1 C.BOUMD-1 COLOR COLOR-5 OXIDE COLOR COLOR-5 DOLYFILICON COLOR COLOR-5 DOLYFILICON COLOR COLOR-7 HALTE-1S LINE.TYF-4 COLOR-7 ENC CONTOUR WALDE-X LINE.TYF-1 COLOR-7 ENC SELECT Z=logic (PHOSPHOR FOREACH X(15) CONTOUR VALUE-15 LINE.TYF-8 COLOR-1 END POREACH X(16 TC 20 STEP 1) CONTOUR VALUE-X LINE.TYP-5 COLOR-1 ENC LARGE LAREL-PROTORESIST 'CM X-1 Y-3 COLOR-1 LEFT SIZE-0.25 RECTANDI -CAREL LAREL-PROTORESIST 'CM X-1 Y-3 COLOR-1 LEFT SIZE-0.25 RECTANDI -CARETAN-6 W RECTAN-0.5 H.RECTAN-0.5 LAREL LAREL OF Y Y-3.5 COLOR-1 LEFT SIZE-0.25 RECTANDI -CARETAN-5 WARTTAN-0.5 W.A-1 Y+4 COLOR-1 LEFT SIZE-0.25 RECTANDI -CARETAN-2 WARTTAN-0.5 W.A-1 Y+4 COLOR-1 LEFT SIZE-0.25 RECTANDI -CARETAN-2 WARTTAN-0.5 W.A-1 Y+4 COLOR-1 LEFT SIZE-0.25 RECTANDI -CARETAN-2 WARTTAN-0.5 WARTTAN-0.5 LAREL -PROFON CONTOURS: Leff - L20' 'CM X=1 Y+4.5 COLOR-1 LEFT SIZE-0.15 LINE TYF-5 CLINE-1 LENGTH-1.0 LAREL - FLORE-ROPONS CONTOURS: LEFF - L20' 'CM X=1 Y+5 CLINA-1 -LEFT SIZE-0.25 LINE TYF-5 CLINE-1 LENGTH-1.0 LAREL - GARTE OXIDE THICKNESS- @pateox MICRONS' 'CM X-1 Y-5 5 CLINA-1 -LEFT SIZE-0.25 SAVEFILE OUT FILE-nmossó SCALE-1.0 S STEP SE ETCT STRIP ETCH PHOTORES ALL S STEP SE CLOS REA DIEAN \$ 5722 \$7 CV03 CV0 100 DETONS INCK CATCH THECKNES-1.3 SPACES-1 STEP SE OXIE ANNEAL S DUFFUSION TIME-US TEMPERAT-SSC INERT DIFFUSION TOME-15 TEMPERAT-SSC T.FUNAL-SSC WEIDI DIFFUSION TIME-5 TEMPERAT-SSC INERT SAVEFILE CUT FILE-pmrsammeal SCALE-1 C S STER IS PHIS PHITCLITE (CONTACT CUTS) DEFECTION DECEMBER POSITIVE THOURNESSING SPACESSING SPACESSING EXFORT DEVELTE STEP 60 ETCE OXIDE ETCE ETCH OXIDE TRAFEZCI STEP 61 ETC7 STRIF PHOTORESIST ETCH PHOTORES ALL S STEP 61 CLC4 RCA CLEAN

```
S STEP 6: MECL AL DEPOSIT
DEPOSITION ALUXINUM THICKNES-0.5 SPACES-2
 STEF 64 PHC3 PHOTOLITH (METAL)
S 514 64 PRC3 PROTOSITN (NETAL)
DEPOSITION PROTORES POSITIVE THICKNES-1.05 SPACES-2
EXPOSE MASK-METAL)
DEVELOP
S
  STEP 65 ETDS ALUNINUM ETCH
  S
STOR ALUMINUM TRAPEZOI
  5 STEP 66 ETC7 STRIF PHOTORESIST
  ETCH PHOTORES ALL
  S STEP 67 SICL SINTER
  S
DIFFUSION TIME-IC TEMPERAT-425 F.NI.J.SS F.HZ-T.OS
   STER 66 TELL TEST
S

STROTTURE REFLETT LEFT

SELECT 2-10012/1007CN1 TITLE+'FINRL NM19 STRUTTURE'

PLOTID / XLN-19 X MAX-6 SCALE CLEAF T.SIZE-C.4 1 BOINT-1 -

C.BOURD-1

COLOR MIN.V-15 MAX.V-2C COLTR-7

CTUOR COLOR-2 POLYSINI

COLOR COLOR-5 OXITE

FOREACT X115

CONTOUT VALUE-15 LINE.TYP-1 COLOF-1

ERC

FOREACT X-16 TC IC STEP 11

CONTOUT VALUE-15 LINE.TYP-3 COLOF-1

ERC

FOREACT X-16 TC IC STEP 11

CONTOUT VALUE-15 LINE.TYP-3 COLOF-1

ERC

FOREACT X-16 TC IC STEP 11

CONTOUT VALUE-15 LINE.TYP-5 COLOR-1

ERC

FOREACT X-16 TC IC STEP 11

CONTOUT VALUE-15 LINE.TYP-5 COLOR-1

ERC

FOREACT X-16 TC 20 STEP 1.

CONTOUR VALUE-15 LINE.TYP-6 COLOR-1

ERC

FOREACT X-16 TC 20 STEP 1.

CONTOUR VALUE-3 LINE.TYP-5 COLOR-1

ERC

FOREACT X-16 TC 30 STEP 1.

CONTOUR VALUE-3 LINE.TYP-5 COLOR-1

ERC

FOREACT X-10 REFERENCE Y-1 Y-3.5 COLOR-1 LEFT SIZE-1

C.RETTAN-3 W.RECTAN-5 H.RECTAN-5
 CONTOCAT VALUERA LINE TIPS CODDET:

ENC

LARGE LADGEL-DOLYSILICON '0'X-'1 Y+3.5 COLOR-1 LEFT SIZE-1.25 REITANDI -

C.RETAN-I N RETAN.5 H.RECTAN-5

LABEL-DATIN, DN X-1 Y+4 COLOR+1 LEFT SIZE-1.25 RETANDI C.RECTAN-1

LABEL-TAN-6 N RETAN-5 H.RECTAN-5

LABEL-TAN-6 N RETAN-5

LEFT SIZE-C.25 LINE-TYP-5 C.LINE-1 LENDTH-1.C
                                                                                                                                                                 _____
                                                                                                                                                                                                                                                    . .
LABEL LABEL. *BORDN CONTOURS: 1+15 - 1+20° CDM X--1 Y-5.: COLDR-1 LEFT -
SIZE-7.25 LINE.TYP-3 C.LINE-1 LENGTH-1.0
```

```
S
S
S
ENT OF PROCESSING
S
PLOTIN: TAXES L.BOUND=: C.BIUNT=1 ^DLEAR
SAVETILE OUT.FILE=THTOS.GUE MEIDOI PLLY.ELE ELFO.BOT
STOF
```

```
5
DIFFUSION TIME-4 TEMPERAT-900 INERT
DIFFUSION TIME-9.5 TEMPERAT-900 T.FINAL-1050 DRYOG
DIFFUSION TIME-5 TEMPERAT-1000 T.FINAL-1000 DRYOG
DIFFUSION TIME-6 TEMPERAT-1000 DRYOG
DIFFUSION TIME-4 TEMPERAT-1000 INERT
DIFFUSION TIME-4 TEMPERAT-1000 INERT
S PWell CMOS process
    Mask data file "locos.tli"
 S
MASX
                     IN.FILE-10005.013 PRINT
                                                                                                                                                                                                                                             5 STEF 13 CV02 CVD NITHIDE
S
S Set Dieplay to X-windows
OFTION DEVICE-X
                                                                                                                                                                                                                                        DEFOSITION NITRIDE THICKNES-.15 SPACES-2
. FIFFUSION TIME-40 TEMPERAT-810 INERT
$
5 Set up grid and initialize structure
                                                                                                                                                                                                                                            $ STEP 14 PHOS PHOTOLOTE (ACTIVE)

        S
        LINE
        X LOCATION-0 SPACING-0.5

        LINE
        X LOCATION-0.5 SPACING-0.1
        LINE
        X LOCATION-2 SPACING-0.2

        LINE
        X LOCATION-3 SPACING-0.2
        SLINE
        X LOCATION-3 SPACING-0.2

        S LINE
        X LOCATION-3 SPACING-0.2
        SLINE
        X LOCATION-4 SPACING-0.2

        S LINE
        X LOCATION-6 SPACING-1.2
        SLINE
        X LOCATION-6 SPACING-1.3

        S LINE
        X LOCATION-5 SPACING-1.3
        SLINE
        X LOCATION-10 SPACING-1.3

        S LINE
        X LOCATION-10 SPACING-1.5
        SLINE
        X LOCATION-12 SPACING-1.6

                                                                                                                                                                                                                                           S
DEPOSITION FHOTORES POSITIVE TRICKNES-1.05 SPACES-2
EXPOSE MASK-ACTIVE
DEVELOP
                                                                                                                                                                                                                                            S STER 15 ETOS NETRIDE (PRE-FIELD
                                                                                                                                                                                                                                           ETCH NITRICE TRAFEZOI
                                                                                                                                                                                                                                              STEP DE ETON STROP
                                                                                                                                                                                                                                           ETCH PROTORES ALL
      SET DECCAL Y GAID SPACING
                        Y LOCATION-: SFACING-T.:
Y LOCATION-: SFACING-1.:
Y LOCATION-: SFACING-1.:
Y LOCATION-: SFACING-1.:
  IN
                                                                                                                                                                                                                                            S STEP 17 PHON PHOTOLITH (FIELD THRESHOLD VT
                                                                                                                                                                                                                                           S
DEPOSITION PHITTRES FOSITIVE THICKNES-1.05 SPACES-4
EXPOSE MASY-CHANSTP
DEVELOP
   LINE
    r
5 Σίμπιπθις Χ τιίωπης in Χ gind
                                                                                                                                                                                                                                            S STEF 18 IMDI IMFLANT - F IMFLANT
   S Eliminate initial y columns in y grid.
                                                                                                                                                                                                                                            IMPLANT BORCK DOSE-Gell ENERGY-100 PEARSON RELEAS
   S
S ELIMINATE ROWS X MIN-1 X.MAX-10 Y.MIN-2.5 Y.MAX-4
S ELIMINATE ROWS X.MIN-1 X.MAX-13 Y.MIN-4 Y.MAX-6
S ELIMINATE ROWS X.MIN-7 X.MAX-13 Y.MIN-6 Y.MAX-6
                                                                                                                                                                                                                                         EUROPE, EUROP DUSE-6813 ENERGY-100 PIARSON RELEVE

STEET Z-10011 PDREN 11118-19405 AFIER CHANNEL STOF IMPLANT:

PLCT.21 X-MIN-61 KANAG Y-MAX-6 SCALE X-5728-0.25 Y.5128-0.25 X.1FF561-7.0 -

Y.OFFSET-2.0 T.SIZE-0.4.1 BUND-1 C.BOUNT-1

COLOR COLOR-6 PHOTORS

COLOR COLOR-3 NITHIDE

COLOR COLOR-3 LINT TYP-2 COLOR-1

CONTOUR VALUE-35 LINT TYP-3 COLOR-1

CONTOUR VALUE-35 LINT TYP-3 COLOR-1

CONTOUR VALUE-35 LINT TYP-3 COLOR-1

CONTOUR VALUE-35 LINT TYP-3
COLOR-1

CONTOUR VALUE-35 LINT TYP-3
COLOR-1

CONTOUR VALUE-35 LINT TYP-3
COLOR-1

CONTOUR VALUE-35 LINT TYP-3
COLOR-1

CONTOUR VALUE-35 LINT TYP-3
COLOR-1

CONTOUR VALUE-35 LINT TYP-3
COLOR-1

CONTOUR VALUE-35 LINT TYP-3
COLOR-1

CONTOUR VALUE-35 LINT TYP-3
COLOR-3

CONTOUR VALUE-35 LINT TYP-3
COLOR-35

CONTOUR VALUE-35

CONTOUR VALUE-35

COLOR-35

COLOR-35

COLOR-35

CONTOUR VALUE-35

CONTOUR VALUE-35

CONTOUR VALUE-35

CONTOUR VALUE-35

CONTOUR VALUE-35

CONTOUR VALUE-35

CONTOUR VA
                                                                                                                                                                                                                               .
   NIEFINE GE 1.7
MESH GRID.FAC-6g1
   -
Sight of Processing
Sightrate wafer N-type, c100+, 5-15 Onm-cm (10 Obm-cm used)
     S
INITIALIZE RATIO-ILS «100» ROT.SUB+C.O PROSPHOR-1415
  SELET TITLE-"F-MEDL OMIS (CII ) INICIAL GRID FOR DEVICE"

FLOTID X.MIN-1 X.MAX-1 Y.MIN-( Y.MAX-6 SIALE "CLEAR X SIZE-1.25 -

Y.SIZE-(.25 X.OFFSSI'-1( Y.OFFSZT-2.0 T.SIZE-0.4 L.BCUNT-1 -

GRID L.GRID-1 C.GRID-1
                                                                                                                                                                                                                                           EN-
NASEL LABEL-PHOTORESIST TOM X+1 Y+4 CCLCR+1 LEFT SIZE-C.15 FEITANIL
C.RECTAN-6 W.RECTAN- 5 H.RECTAN- 5
                                                                                                                                                                                                                                            LABEL LABEL-NITRIDE "CM X+1 Y+4.5 COLOR+3 LEFT SIZE-0.25 RECTANGI -
C.RECTAN-3 W.RECTAN-5 K.RECTAN-5
LABEL LABEL-OXIDE "CM X-1 Y-5 COLOR+5 LEFT SIZE+C.25 RECTANGI C.RECTAN+5 -
W.RECTAN-5 H.RECTAN-5
LABEL LABEL-BORCK CONTOURS: 1255 - 1220 "CM X-1 Y-5.5 COLUR-1 LEFT -
51ZE-3.35 LIME TYPEN C.LINE-7 LENGTH-3.0
   S STEP 1 JUIT SCRIPE
    S STET 2 DECLAPT PROBE
    5 STEP 3 CLO: RCA CLEAN
    STEF 4 OX04 MET OXIDE
                                                                                                                                                                                                                                             5
5 STEP 19 ETC? STRIP
             STAR: SOAK AT 1090 C
  S
DIFFIGION TIMEL+4 TEMPERAT-SIT INERT
DIFFIGION TIME-5 S TEMPERAT-SIT IFFINAL-ISSI INER
IFFIGION TIME-5 TEMPERAT-SIGI IFINAL-ISSI INER
DIFFIGION TIME-46.5 TEMPERAT-SIGI IFINAL-ISSI INERT
DIFFIGION TIME-46.5 TEMPERAT-SIGI IFINAL-ISSI INERT
DIFFISION TIME-4 TEMPERAT-SIGI INERT
                                                                                                                                                                                                                                            ETCH PHOTORES ALL
                                                                                                                                                                                                                                             S SIEP 20 ETTA OXIDE ETCH
                                                                                                                                                                                                                                            ÉTCH OXILE TRAFEZEL
                                                                                                                                                                                                                                             S SIEF ZI CLOI RON CLEAN
   S STEP 5 PHOS DETOLOGY (NELL EMPLANT LEVEL 1)
  S
DERIGITION PRITURES DISITIVE TRICKNES-1.65 SPACES-1
ENDISE MASY-PREIL
_ENDISE
                                                                                                                                                                                                                                             STEF 22 OXT: NET OXIDE (FIELD OXIDE)
                                                                                                                                                                                                                                                                 ISTARY SOAK AT 1050 CH
   STEP ( ETIC OXIDE ETCH
                                                                                                                                                                                                                                           S
METHIC VISIONS GRILLOXI-4 INII-1.2
DIFFUSION TIME-4 TEMPERAT-900 T.FINAL-1000 DRY02
DIFFUSION TIME-5 TEMPERAT-900 T.FINAL-1000 DRY02
DIFFUSION TIME-6 TEMPERAT-900 T.FINAL-1000 METHIC
DIFFUSION TIME-10 TEMPERAT-1000 INIL-1000 INERT
DIFFUSION TIME-10 TEMPERAT-1000 INERT
   S STEP - INCL INFLANT (FWELL)
   INFLANT BORDN DOSZ-4012 ENERGY-SC FEARSON RELEFT
   S CALICULATE THE STRESS IN THE SOLICON SUBSTRATE
  STUE PROTORNE ALL
                                                                                                                                                                                                                                            S
MEIRIC (SKEP.SCL
TIFFUSICE TIME-12-6 TEMF-1160 NEIGZ
SAVEFILS (NIT.FILE-1010SITES.IN)
   S STEP B CLCL REA CLTAN
  S STEP 15 OXOG DRY OXOTE (WELL DROVE)
                                                                                                                                                                                                                                           SATELIES COLLETIONS INDUCES STRESS IN SUBSTANTS AND OXIDE"
SELECT TILLE--LOCOS INDUCES STRESS IN SUBSTANTS AND OXIDE"
FLOT.22 SCALE STRESS VLENJ-C.25 X.MEN-C X.MAX-1 Y.MAX+2.5 -
C.COMFAR-K C.TEMESIG-1 L TENSIC-2
                        START SDAX AT 1115 C.
  S

DIFFLOIN TIME-4 TEMPERAT-900 INERT

DIFFLOIN TIME-10.75 TEMPERAT-500 T.FINAL-1025 INERD

DIFFLOIN TIME-1.5 TEMPERAT-1015 T.FINAL-1025 DAYOD

DIFFLOIN TIME-40.5 TEMPERAT-1025 INERT

DIFFUSION TIME-4720 TEMPERAT-1025 INERT

DIFFUSION TIME-44 TEMPERAT-1025 INERT

DIFFLOID TIME-44 TEMPERAT-1000 INERT
                                                                                                                                                                                                                                         SELECT TITLE-CONTOURS OF PRESSURET

PIOT JE SCALE X.MING: X.MAX-6 Y.MAX-1

COLDR NITHEDE COLDR-3

SELECT Z...C.S. SCALSY.

CONTOUR VALUE-SE LINE-2 COLDR-1

CONTOUR VALUE-SE LINE-2 COLOR-1

CONTOUR VALUE-SE LINE-5 COLOR-1

CONTOUR VALUE-SE LINE-1 COLOR-1

SELETI Z-Y

FAINT 12 SILICON /OXIDE
   S STEP 13 ETCE OXIDE ETCH (POST NELL DRIVE
  ETCH OXIDE ALL
  S STEF 12 CX05 DRY OXIDE .FAD OXIDE
             STARI SOAK AT 1150
```
| 5 | | | | | | | | | | |
|--------|-------|----------|----------|-------|--------|--------|---------|--------|---------|-------|
| LABE: | X-6 | Y=-0.55 | LABEL - | 163 | LINE. | TYP-1 | C. LINE | E-10 1 | ENGTH- | 1.0 |
| LABEL | X- E | 30.25 | LADEL | 583 | LINE. | TYP-2 | C.LIM | E 11 I | ENGTH | 1.0 |
| LAFE: | X-E | Y=0.35 | LABEL - | 5E4 | LINE. | TYP-4 | C.LIN | E-13 1 | ENG 7 h | 1.0 |
| LABEL | X-E | Y-0.95 | LUBEL | 5E5 * | LINE . | TYP-6 | C.LIM | E-15 I | LENGTH- | C |
| LABEL | X-6 | Y-1.55 | LUBEL- | 526 | LINE. | TYP-B | C.LIN | E-17 | LENGTH- | 2.0 |
| LABEL | X E | Y-2.15 | LUBEL- | 527 | LINE . | TYP-10 | C.LI | NE-19 | LENGTH | i=1.0 |
| LABEL | X 6 | Y-2.65 | LABEL | 1.4E6 | LIN | E.TYP. | 7 C.L | INE-4 | LENGTH | =1.C |
| LABEL | X-6 | ¥-3.25 | LABEL | 2.0EE | LIN | E.TYP | 10 C.I | LINE-4 | LENGT | %+1.¢ |
| 5 | | | | | | | | | | |
| SELECT | | 2- Y | | | | | | | | |
| PRINT. | 10 1 | SILICON | /OXIDE | | | | | | | |
| 5 | | | | | | | | | | |
| 5 | | | | | | | | | | |
| 5 END | OF PR | DOESSING | | | | | | | | |
| s | | | | | | | | | | |
| SAVEFI | LE O | JT.FILE- | locosses | - | | | | | | |
| STOP | | | | | | | | | | |
| | | | | | | | | | | |

NMOS

۰ .

ı.

TL: OCC: / These will be user-generated comments. / Mask layout file for 1-dimensional date to 2000 3 PME: C 1500 CHANNER : C 1500 Pmosi

.

ī.

Pmos Rolyd

.

i

Locos

.

ı.

```
S T-SUPREMA/MELICI INTERFACE FOR NMCS S
  S MESH IN.FILE-MEDG.SIT TSUPREMA ELEC.BOT Y.MAX-2.5
  S INTERFACE S.N-D.O S.P-C.O OF-3411 N.ACCEPT-C.O P.ACCEPT-D.O N.DENNE-D.O P.DOKO
  5

5 SYME CARFIERS=0

5 METHOD ICCG DAWFED

5 SOLVE V1-0

5 SYME CARFIERS=1 NIMTON ELECTRON

5 LOG TVFLLE-INDEVIC

5 SOLVE V2=1 ELEC=2 VST27-1.25 NETEF-1C
  S

SYME CARRIERS:

METHOD ICCO DAMPET

SOLVE VI-1

SYME CARRIERS-1 NENTON ELECTRON

SLOG TVF-LE-AMORINI

SCIVE V2-6 ELEC-1 VETEP-0.1 NSTEP-10

SOLVE V2-6 ELEC-2 VETEP-0.2 NSTEP-20

SOLVE V2-8 LEC-2 VETEP-0.2 NSTEP-20
  5
5 SIME CARAIERS-I
5 METHIC JOCG DAMPET
5 SILVE VI-I
5 SIME CARAIERS-I NEWIIN ELEITAIN
5 LGI IVPILENDERVO
5 LGI IVPILENDERVO
5 SILVE V2-I ELEC-2 VSTEF-I, NSTEF-EL
 5
5 SIMS CARRIERS-1
5 KETHII ICCG DAMPEI
5 SILVE VI-2
5 SIMS CARRIERS-1 NEWIIN BLEITREN
5 LOG IVVE VI-2 RELECTOR STEFF-0.1 NETEF-50
5 SOLVE VI-2 RELECTOR VETEF-0.1 NETEF-50
 S

S SYME CARRIERS.(

S METHIC ICCG DAMPTI

S SILVE VIA4

S SYME CARRIERS.) NEWICH ELECTRON

S LOG IVFILE-EMOSIV4

S SOLVE VI-0 ELEC-2 VST2P-C., NETEPASI

S SOLVE VI-0 ELEC-2 VST2P-C.
 S

S YME CARRIERS-:

S MOTHER ICOG DAMPED

S SOLVE VI-:

S IONE CARRIERS-: NEWTON ELETTRON

S LOG JUPTLE-INDEXVE

S SOLVE VI-: ELEC-: VSTEP-C.: NETEF-E:

S PLOT Ide ve Vds
 S
PLOTIES - XIANIS-VI YIANIS-IZ IN FILE-REDSIVE LEFTLO C RIGHTLS BITTING (
X.OFFSETLIC Y.OFFSETLI C TITLE-ENDS II VS VI THE VG-1-SV & VG-1 tO EVE
T.SIZE-0.4 X.SIZE-0.25 Y.SIZE-0.25 SYMBOL-1 C.SIZE-0.25 LINE.TYF-1 COLOR-1
S
PLOT.1D X.AXIS-VI Y.AXIS-11 IN FILE-MMDE1V2 T.SIZE-C.4 X.SIZE+C.25 +
Y.SIZE+E.25 UNCHANGE "CLEAR SYMBOL+2 C.SIZE+C.25 LINE.TYP+1 COLOR+1
5
PLOT.1D X.AXIS-VZ Y.AXIS-IZ IN.FILE-AMOSIVG T.SIZE-D.4 X SIZE-D.25 -
Y.SIZE-D.25 UNCHANGE CLEAR SYMPOL-3 C.SIZE-D.25 LINE.TYF-1 COLOR-1
$
PLOT.1D X.AXIS-V2 Y.AXIS-12 IN.FILE-EMBORIV4 T.SIZE-0.4 X.SIZE-0.25 -
Y.SIZE-0.25 UNCHANGE CLEAR SYMPOL44 C.SIZE-0.25 LINE.TYP-1 COLOR-1
S
```

5 DLCT.IL X.AXIS+V2 Y.AXIS-II IN.FILE-DIMOSIVI T.SIZE+C.4 X.SIZE+L.25 Y.SIZE+L.25 UNCHARGE "CLEAR SYMBIL+S C.SIZE-C.25 LINE.TYP+1 COLDR-1 S STOP

```
5
S T-SUPREMA/MEDICI INTERFACE FOR NMOS
MESH IN.FILE-maxos.str TSUPREM4 ELEC.BOT Y.MAX-2.5
-
INTERFACE S.N=0.0 S.P=0.0 OF-3ell N.ACCEPT=0.0 P.ACCEPT=0.0 K.DONOR=0.0 -
P.DONOR=0 N
SYME NEWTON CARRIERS+1 ELECTRONS
5
LOG IVFILE-nmoslogg
$ Vds=2.2 then ramp gave to SV
 SOLVE V2-.1
SCLVE V1-.1 ELEC-1 VSTEF-.2 NSTEF-TC
 $
EXTRACT MOS-PARA DRAIN-Z GATE-1 IN FILE-ARDSlogg
 S PLCT Ide ve Vgs
 > LCT.1C Y.AXIS+CI X.AXIS+V: IN.FELE+nmoslogs points color=1
+ COLLE+TAMPS ID VE VG for Q1-Belt and Vds+U.1'
 $
$7.77
                                                  --- -
                                                                                   . _____
 5
5 T-SUPREM4/MEDICI INTERFACE FOR MMC5
 S MESH IN.FILE-pros.atr ISUPREM4 ELEC.BOT Y.MAX=2.;
 5
S INTERFACE S.N-0.0 S.P-0.0 OF-BELL N.ACCEFT-0.0 F.ACCEFT-0.0 N.BONDR-C.C F.DONI
   SYME CARRIERS-0
METHOD ICCG DAMPED
SCLVE V1--1
SYME CARRIERS-1 NEWTON hole
LOG IVFELE-PROBAW
SLLVE V2-2 ELEC-2 VSTEF-0.1 NSTEF-11
SELVE V2--1 ELEC-2 VSTEF-0.2 NSTEF-11
 S
FLOTING X:AXIS-VI Y:AXIS-IJ IN:FILE-prosivi LEFT--5 RIGHT-C BITTOX-C.C +
X.OFFSET-I C Y.OFFSET-2.C CITLE-'PMC5 ID vs VI foo Vg+-LV and Vds+1 tt tV
T.S.225-C.4 X SIZE-C.25 Y.SIZE+0 25 SYMPCL+1 C.SIZE+0.25 LINE.TYF+L CILTA-1
S
 S 7-SUPREMA/MEDICI INTERFACE FOR PMCS
ALC: N
        TSUPREM4 ELEC.BOT Y. TOLER-0 Y.MAX-2.5 IN.FILE-proce2.str RETTANGO
S
INTERFACE S.N-C.O S.P-C.C OF-Bell N.ACCEPT-0.0 F.ACCEPT-I.O N.DONGR-C.C -
F.DONDR-C.O
CONTACT NUMBER-1 N. POLYSI
SYMBILIC GUNCEL CARRIERS-J
SCLVE VI-CV2--1
 SYMBOLIC GUNNEL CARRIERS-1 NOLES PRINT
 203
          IVFILE-pmosl2log
S Vás--1 then zamp gate to -5V
STINE VI-D VI-L ELECTRICH L. VSTEF--C.L NSTEFS-60
EXTRACT - MOSLPARA DRAIN-I GATE-1 IN FILE-profiling
S FLUT Ide ve Vgs
```

S FUTTIO X.AXOS-VI Y.AXUS-DZ IN.FUE-prostilog LEFF-C RIGHT-16 BUTTOW-LU + X CEFEET-2 U Y.OFFET-4 TITLE-PMUS IN-WG for VG-1 and Crefeil TUSIZE-1 4 -X.SIZE-1.25 Y.SIZE-L.25 PRINTS C.SIZE-L 25 LINE TYP-1 COUCE-1

\$ \$707

APPENDIX D

Parameter Measurements



RC CRC) - CV2-V1)/IF RS (RB) - (V1-V2)+4, 532/IF

ŧ

÷

D-2

÷

- 10, 0000V - 10, 000V - 1000V 

| V2-V1)/1F | CV1-V2) +4, 582/1F |
|---------------------------------------|--------------------|
| 1 | 6 |
| C C C C C C C C C C C C C C C C C C C | |
| Ű | 5 |

ŧ

| P | 4 000 . 70000 . |
|---|-------------------------|
| | |
| 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | Con∎t 11 12 12 |

+



RC (RC) - (V2-V1)/1F RS (RS) - (V1-V2)+4,532/1F

ŧ

ŧ

ŧ



RC (RC) = (V2-V1)/1F Rg (RS) = (V2-V1)+4, 522/1F

÷

÷

| , | 4 000 . |
|---|---|
| | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| V V V V V V V V V V V V V V V V V V V | Conet 11 12 |

ŧ



RC (RC) = (V2-V1)/1P RS (RG) = (V2-V1)+4, B32/1F

ŧ

ŧ

D-6

ŧ



| 20000 202 2000 202 2000 2000 2000 | ▲ 300 .▲ 300 .▲ 300 . |
|--|---|
| 61614 - 6714 - 7412 - 4612 | 01 |
| > rr> rr rr rr ro ro ro ro ro ro ro ro ro ro | Cenet 11 12 12 |

RC (RC) = (VZ-V1)/1F RS (RS) = (VZ-V1)+4, 532/1F

ŧ

ŧ



70000 20. 000V 2000 - 200V



ŧ

ŧ

D-8

ŧ



▲ aaa > aaa .

. 00000 10. 000V . 1000V

> RC (RC) = (V2-V1)/1F R3 (RS) = (V2-V1)+4, 532/1F

> > ŧ

÷

17-4

ŧ



RC (RC) = (V2-V1)/IF RS (RS) = (V2-V1)*4, 532/IF

ŧ

^

4

ŧ

, 0000V 10, 000V , 1000V 4 000 *



RC (RC) = (V2-V1)/JF Rs (RS) = (V2-V1)+4, 532/JF

ŧ

ŧ

D-11

ŧ

. 20000 10. 000V 1000 1 ₹ 000 .



| | ▲ 000 . |
|--|-------------------|
| | |
| 2 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 | Const 12 12 |

RC (RC) - (V2-V1)/1F RG (RS) - (V2-V1)+4,532/1F

÷

÷



| 12-V12/JF | N2-Y1)+4. 532/1F |
|-----------|------------------|
| | I |
| (CSC) | (RB) |
| ũ | 88 |

D-13

ŧ

. 0000V 10, 000V . 1000V

< 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 < 000 <



| н - 10,0000 - 110,000 - 11000 | A 0000 A 0000 A 0000 A 0000 |
|---|--|
| 년 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 0 111 111 111 111 111 111 111 111 111 1 |
| > | Const L1 V 10 10 |

ŧ

CRC) - (V2-V1)/IF (RS) - (V2-V1)+4,532/IF

ŧ

+



RC (RC) = (V2=V1)/1F RS (RS) = (V2=V1)/4,592/1F

ŧ

ŧ

.

÷

-10.000V -10.000V - 1000V 

RC (RG) = (V2=V1)/1F RS (RB) = (V2=V1)+4, 532/1F

ŧ

ŧ

ŧ

| * . 10000 10000 10000 | A 000 . V0000 . |
|---|--|
| 2 | 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| VGT10 VF 88810 86010 86010 86010 | Conmt 11 V 12 |



RC (RC) = (V2-V1)/IF RS (RG) = (V2-V1)+4, 822/IF

ŧ

ŧ

÷

. . 10000 - 10. 000V - . 1000V Mctal Vanderpaus



RC CRC) = CV2-V1>/1F RS CRB) = CV2-V1)+4, B32/1F

D-18

ŧ

- 100000 - 1000001 - 1000001 

(RC) + (V2-VI)/IF (RS) + (V2-VI)*4.532/IF ວທ ຕີຄື

t

t

| . n000V 1. 0000V 1. 010V | 000 1000 1000 |
|---|--|
| | Н 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| <u>var</u> ta 888 988 94 94 94 94 94 94 94 94 94 94 94 94 94 | C0 11 10 10 10 |

ŧ



RC (RC) ~ (V2-V1)/IF RS (RS) ~ (V2-V1)+4.532/IF ł

| , 6000V 1. 6000V 1. 6160V | А аса . Усоса . А аса . |
|---|---|
| 131. .Ch: .ch: .co: .co: | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | Const 11 12 12 |

.

| Ď- | ኒ | о |
|----|---|---|
|----|---|---|

Ŧ



. 00000 1. 00000 1. 00000

Veriablei. VF -Chi

(RC) - (V2-V1)/JF (RS) - (V2-V1)+4.532/JF 5 % C %

ŧ

÷

0-21

-

÷



RC (RC) - (VZ-V1)/JF RP (RB) - (VZ-V1)+4, 532/JF

ŧ

ŧ

Verlablej. Ver-chi Linaer -chi Btert - 2000 Stert Stertontes Constantes 1.0000V

÷

| | ▲ 000 . | |
|---|--|--|
| 1 | 4014 1014 1014 1014 1014 1014 | |



GC (GC) - 19/44/(V1-V2) RG (RB) - (V1-V2)+4, 892/19

÷

ŧ

D-23

ŧ

.000 A 10.00mA 100.00A 

CC (CC) = IF/64/(V1-V2) RS (RB) = (V1-V2) =4, 522/IF

÷

ŧ

Veriablei: JF -chi Linear -chi Btert -chi 10.00mA Stert 10.00mA Stert 100.00MA Constante: 100.00A 100.

ł



| | A 000 . V0000 . |
|--|--------------------|
| 40 € 40 € 40 € 40 € 40 € 40 € 40 € 40 € | |
| | 2010C |

5C (5C) - 1F/64/(V1-V2) Rs (RS) - (V1-V2) +4, 522/1F

ŧ

ŧ



Variable: If -Chi Linear even Stop Stop Stop 10.00M Constants 100.0uA 100.0uA 100.0uA 11 -Ch2 V -Ch2 V -Ch2 000 A 12 -Ch2 000 A

÷

GC (GC) = IF/84/(V1-V2) RS (RS) = (V1-V2)+4, 532/1F

ŧ

ŧ

D-7C





ŧ

| ▲ 000 . |
|-------------|
| |
| |

ŧ

| IF/64/ (V1-V2) | CV1-V2>+4. 532 |
|----------------|----------------|
| , | I. |
| 000 | (83) |
| U | Ø |



| , n5000 , 15000 , 15000 | V0001 V0001 | , 00000 . , 00000 . |
|---|--|--|
| 1a1. - 101. - 101. | 1a2: Ch3 | 1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| <pre></pre> | <!--</td--><td>C015t0 < S15 < S2 < S2</td> | C015t0 < S15 < S2 < S2 |

ł

D-28

ł

t



| , 10000 10000 10000 | . 20000 4. 5000V 7000V | , 10000 10000 |
|--|--|----------------------------------|
| Кат 1 а 1 а 1. Кат 2. | Vertable2. VG Start Start Stap Step | Constants: VS -Ch: VB -Ch4 |

ŧ

ŀ



Verichiai: Verichiai: Lineer examp Stop Stop Verichia2: Verichia3: Veri ŧ

ŧ

ł



ł

Veriebiai. VD -cha Linwer weap Stort weap Stort weap Stort S.0000V Stop Veriebia2. Veriebia3. Veriebia3.

ŧ



ŧ

Varichiaj, VD -- Cha Linadr swaap Stort swaap Stort 5.0000V Stort 5.000V VD -- Ch2 3.0000V Stort -- Ch2 3.0000V Stor 5.000V Constants: VD -- Ch4 .0000V VB -- Ch4 .0000V

ł


ŧ

ł

D-33







ŧ

D-35

ŧ

-50.20mA < ddd - < ddd - < ddd - Linder avage Sturt Step Step

Constante: 11 --Ch0 V --Ch0 12 --Ch0



▲ 300 .



ŧ

ŧ

1)-30



GC (SC) = (1P/18)/(V1-V2) RG (RE) = (V1-V2)=4, 532/1F

t

ŧ

D-37





ŧ

D-38

. 000 A 25. 00MA 250. 0UA

ł



. 000 A 10.00mA 100.00A



ŧ

ŧ



۲

, 000 A 10, 00MA 100, 04A

CGC) = IF/84/(V1-VZ) CRS) = (V1-V2)+4.532/IF 0 ¢ U 0

ŧ

ŧ

D - 40



RC (RC) - CV2-VI)/IF RB (RS) - CVI-V2)+4.582/IF

ŧ

ŧ

+

p-41





÷

ŧ

D42

÷

-10.000 A -100.00mA



RC (NC) = (V2-V1)/1F RB (NS) = (V2-V1)+4, 582/1F

ŧ

ŧ

1)-43





4

D-44

+





٠





÷



RC (90) - (VR-VI)/1P RS (85) - (VR-VI)/1P

ŧ



4

. 000 . 100. 0m/ 500. 0u/ 





D-49

+



0 6 6

ŧ

ŧ

1)-50



RC (RC) + (V2-V1)/IF RS (RS) + (V2-V1)+4.532/IF

ŧ

ŧ

P-51

Variahiei. IF ~Chi Linear aweep Start aw

ł



RC (RC) = (V2-V1)/IF RS (RS) = (V2-V1)+4, 532/IF

ŧ

ŧ

12-29

ŧ

, 000 A 500, 00A 5, 000 UA 

- . 1000 / - . 1000 / - . 0000 /

70000 . .

-8, 0000V

TDS (7A) - AID/AVG

ŧ

1) - 53

+





| | -8. 10000 . 10000 . | , 00000 , 10000 |
|--|---------------------------------------|--------------------|
| | រ ភ្លេស ភ្លេស ភ្លេស ភ្លេស | . |
| > 1077888 107777 107777 107777 107777 107777 1077777 107777 107777 107777 107777 107777 107777 107777 107777 107777 107777 107777 107777 107777 1077777 1077777 107777 1077777 10777777 1077777777 | | |

+

ŧ

÷





ŧ

| 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | ភ្លាំ សូលី ក្នុំ | |
|--|------------------------|--------------------|
| Variat Variat VC VC VC VC VC VC VC VC VC VC VC VC VC | <pre>< 0</pre> | Consta VE VB |

+

D-55

thy was sub ut 6/32 14 sod



| | . 1000V . 1000V . 1000V |
|---|--|
| •1• | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| <pre></pre> <pre><</pre> | 0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |



. 1000V . 1000V -1. 0000V

Variableů VD -Chi Start -Chi Start

, 00000 . , 00000 .

Constants VB -Ch1 VB -Ch1

. 0000V ≣. 0000V 1000V

دماء ماء - دماء ماء - داما - دما - دما - داما - دما - دماما - دما - دماما - دماما - دما - دماما - دماما - دما - دماما - دمامام - دماما - دمامام - دمما - دما - دمام - دماما - دمام - دمام



ŧ

ŧ

vetor # DI

`

ŧ



ŧ

ŧ

| с. . ж 00001. Удооог | 8, 0000V 8, 0000V 8, 0000V | , 10000 , 10000 |
|---|---|--|
| 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | r 5. 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 814 101 101 |
| × • • • • • • • • • • • • • • • • • • • | <pre>> > annex 2 > annex 4</pre> | 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 |

water DI Pos#1



. 00000



1>-59

(GC) - J#/18/(V1-V2) (RS) - (V1-V2)+4.532/1F





▲ 000 .

. 000 . 10. 00mA



D ~ 60

ŧ

.

មួត



| . 800 A 10, 800 A 100, 804 A | 4 000 . |
|--|---|
| c 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| > 771 771 100 100 100 100 100 100 100 100 | L L L L L L L L L L L L L L L L L L L |

ŧ

PGI



A 000 .

A 000 . Amod .05 Ano .005

(GC) - IF/16/(V)-V2) (RS) - (V1-V2) +4, 532/1F មេស

ŧ

ŧ

DG2



÷





ŧ

÷

Varicbiai. VD -cha Lineor aveer Stop Stop Vorichie2. VG --Ch2 Stort Stop Step

. 2000V E. 2000V . 5000V 4. 5000V . 5000V

. **ODDD**V Constants. Va -ch1





| , | ▲ 000 ▲ 000 ▲ 000 ▲ 000 ▲ 000 |
|---|---|
| | 1 + + + + + |
| | |

+

RC (RC) ± (VZ-V1)/1F RS (RB) ± (V1-VZ)+4, G22/1F

ŧ

ŧ

D-64



| 7.0000 5.0000 1000 1000 | , 2000 2, 0000V 2, 5000V | , 0000 - |
|---|---|----------------------------|
| 1919 1917 1917 1917 1917 1917 1917 1917 | 64 | ante: - ch1 - ch1 |
| > 102 102 102 102 104 104 104 104 104 104 104 104 104 104 | <pre>> > ></pre> | Cenet 202 202 202 |

+



| . 5000V . 5000V . 5000V | , 10000 1 |
|-----------------------------------|---------------------|
| ₽ | |
| | Conet Vis Vis |

ŧ

ŧ

D-C6





÷

-5. 0000V -5. 0000V - . 0300V - . 1000V - . 1000V . 0000V Variabiei Va :dh2 Linea -dh2 Stort - veep Stor - -6. Step - 6. verichie% vo -ch. stor stor

, 0000 , 0000 Constants VB -Ch1 VB -Ch4

÷

D-67





ŧ

- . 1000V - . 1000V . 0000V V0000 . Constante: V8 -Ch1 V8 -Ch4 Voriabiei: Voi - Ch2 Variabie2: VD -ChB


SUBVT (mV) = AVG/(LDG((AID+2)+1D+(DG(ID))

ŧ

ŧ

, poood 1 1 1 1 - . 1000V - . 1000V . 0000V Variable% VD -Cha Stort -Cha Stor Constants VB -Ch1 VB -Ch4

, 00000 . , 00000





- . 1000V - . 1000V . 0000V , 00000 , 00000 Constants VS -Ch1 VB -Ch4

ŧ

voriebie2. voi -cho stort step

D-70





Variablei: Variablei: Linear eveep Btart eveep Btart --5.0000V Step --1.0500V Variable2: Variable2: Start --1000V Step --1000V Step --1000V Step --1000V

ŧ

•

+

13-71



| , 0000V , 0000V , 2000V | , 10000 , 10000 , 10000 |
|---|-------------------------------|
| | |
| ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ ۲ | |

+

D-71







- 10000 - 10000 - 10000

, 0000 . , 00000

-5, 0000V - , 1000V

. 00000

ŧ

+

P-74



Variable: Variable: Linear awaep Stap Stap VariableZ VariableZ VariableZ - . 1000V Stap - . 1000V Stap - . 1000V Stap - . 1000V Stap - . 1000V VariableZ - . 1000V ŧ

ŧ

+

10-75



| ۲. ۲. 10000 ۲. 10000 | . 0000V 4. 5000V . 5000V | <u>vaaaa</u> . vaaaa . |
|--|---|---------------------------|
| 61 - 1 1 - 1 | 6]∎8 - C12 - C12 | |
| | V V V V V V V V V V V V V V V V V V V | Conet VB VB |

ŧ

ŧ

17-76



| P. 0000V 5. 0000V 1.1000V | . 50000 . 50000 . 50000 | , 00000 . 100000 |
|---|--|----------------------------------|
| Varioblel VD -Ch3 Linear exee Stop Step | Variabie2. VG -Ch2 Start Stap Step | Constants, VS -Chi VB -Chi |



| P | , 80000 , 80000 , 50000 | , 10000 1 |
|---|-------------------------------|---|
| | 2 | arte - Chi - Chi |
| | | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |

D-78

ŧ





. 0000V 5. 0000V . 1000V . 5000V 4. 5000V 70000 -70000 -

D-74



RC (RC) = (V2-V1)/IF RS (RS) = (V2-V1)+4, B32/IF

ŧ

ŧ

D-80

ŧ

. 000 A 10.00mA 100.0uA



RC (RC) = (V2-V1)/IF RS (RS) = (V2-V1)+4, 532/IF

ŧ

ŧ

D-81

ŧ

, 800 A 10, 80mA 100, 80A 

RC (RC) - (V2-V1)/JF RS (RS) - (V2-V1)+4.532/JF

ŧ

ŧ

+



. 0000V 10. 000V . 1000V

> RC (RC) = (V2-V1)/1F RE (RS) = (V2-V1)=4, 532/1F

> > ŧ

ŧ

D-83





ŧ

-5. 0000V - . 1000V - . 1000V - . 0000V , 0000 , 0000 , Variable). Va - 1072 Linear - 1072 Betort - 107 Betort - 10. Betor - 10. Veriabla?. VD -Cha Stort -Cha Stor Stap Constants. VB -Chi VB -Chi

ŧ

1)-84





ŧ

-5. 0000V -5. 0000V - . 0500V

Variabiei VG -Ch2

- . 1000V - . 1000V - . 0000V

stop Stop Stop

Variabi∎2. VD -CF

. 00000

Constants V8 -Ch1 V8 -Ch4

D-85





ŧ



+

-5. 0000V

- . 1000V - . 1000V . 0000V

. 00000 . V0000

D-87



Variablei, VD -Ch9 Linear evep Start -5,0000V Step -5,0000V Vc -Ch2 -5,0000V Vc -Ch2 -3,0000V Step -3,0000V Step -3,0000V Constante: VB -Ch1 ,0000V

ŧ

1)-88

ŧ



ŧ

| P . 00000 -5. 00000 . 1000V | -3. 0000V -3. 0000V -8. | , 10000 . |
|--|---|--------------------|
| | | |
| Vario VD 1.1. 1.1.1.1 1.1.1.1 1.1.1.1 1.1. | Variab VG Start Start Start | Coneto VS VB |

÷

1)-84



| | . 1000V . 1000V . 0000V | , 00000 . 100000 . |
|---|--|---|
| 0 1 1 1 1 1 1 1 1 1 1 1 1 1 | 0 - - - - - - - - - - - - - - - - - - - | ionte: -ch1 -ch4 |
| V 8881 V 8881 V 8991 V 8971 V | > 1020000 102111 102111 10211 10211 | 10 10 10 10 10 10 10 10 10 10 10 10 10 1 |

ŧ

2-40



+

. 0000V 40. 000V 5000V

Variadiai. Va ialai. Linaar = Ch2 Linaar = Weep Stap Vaep 70001 70000

លលស ភ្នំសំសំ ព្រំព័ត្ ភ្នំ

Variabiez: VD -ch3 , 00000 . , 00000 .

Constants VS -Ch1 VB -Ch4

D-41



ŧ

-5. 0000V

 , 00000 . , 00000 .

Constants VS -Ch1 VB -Ch1

0-92



Variabiei. Variabie: Start - Ch2 Start - Ch2 Start - S. 00000 Step - S. 00000 Step - S. 00000 Stap - Stap

÷

D-93





ŧ

+

12-44



| р. | Λασαα . Λασαα .ε. | , 10000 1 |
|---|---|--|
| 00100 134 401 404 404 404 404 404 | 10 10 10 10 10 10 10 10 10 10 10 10 10 1 | tant 1 1 1 1 1 1 1 1 1 1 1 1 |
| > 0.0.0. 10.1.1.1 10.1.1 1.1 1.1 1.1 1.1 | > 2>0000 10000 10000 10000 | Conmet 2 2 2 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 3 2 |

D-45

ŧ



Variablei VD -Ch3 Linear -veep Start -S.0000V Start -S.0000V Stap -Ch2 Variable2 Variable2 Variable2 Variable2 Stap -Ch2 Stap - . .0000V Stap - . .0000V Stap - . .0000V Variable2 Variabl ŧ

ŧ

ŧ

1)-96



Variatiai. VD -Ch3 Linear eweep Start eweep Start --G, 0000V Stap --G, 0000V Variatiazi Stap -Ch2 -0000V Stap --Ch1 0000V Constants VB --Ch1 0000V

ŧ

ŧ

ł



ł



_

D-99

ł

70000 10000 - . 1000V - . 1000V . 7000V

, 10000 . 10000 .



Veriablai. Veriablai. Linear awaap Linear awaap Stert 5,0000V Step 5,0000V Veriabla2. Veriabla2. Veriabla2. Step 1000V Constants. Constants. VB -Ch3 1000V Step 1000V Constants. Constants. VB -Ch3 1000V Constants. Constants. VB -Ch3 1000V Constants.

t

12-100

ŧ

APPENDIX E

Wafer Map

P-WELL CMOS TEST CHIP, DEVICE CHIP AND TEST SITE LAYOUT:

FOR ANALOG AND CID PRODUCTS:

| | | | | | _ | | | | | | | | | |
|---|----------|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | | | | D | D | D | D | | | | | |
| | | | | D | Т | D | T | D | Т | D | | | | |
| | 1 | | D | D | D | D | D | D | D | D | D | | | |
| | Т | D | Т | D | T | D | Т | D | Т | D | Т | D | Т | |
| | D | D | D | D | D | D | D | D | D | D | D | D | D | |
| D | Т | D | Т | D | Т | D | Т | D | Т | D | T | D | Т | D |
| D | D | D | D | D | D | D | D | D | D | D | D | D | D | D |
| D | Т | D | Т | D | T | | Т | D | T | D | T | D | Т | D |
| D | D | D | D | D | D | D | D | D | D | D | D | D | D | D |
| D | 3 | D | T | D | Т | D | Т | D | T | D | Т | D | | D |
| | D | D | D | D | D | D | D | D | D | D | D | D | D | |
| | D | T | D | T | D | T | D | Т | D | T | D | D | D | |
| | 1 | | D | D | D | D | D | D | D | D | D | | | |
| | | | | D | T | D | Т | D | T | D | | | | |
| | 1 | | | | | D | D | D | D | | | | | |

<-----> 76.2 mm

ALIGNMENT DIE:

LEFT ROW 10, COL 2 RIGHT ROW 1, COL 14

ALIGNMENT KEY OFFSET: (on wafer, in mm, with respect to center of the die)

X = 2.25050Y = -2.24800

References:

- Dieter K. Schroder, <u>Modular Series on Solid State Devices</u>, <u>Volume VII:</u> <u>Advanced MOS Devices</u>, Addison-Wesley Publishing Company, Inc., Massachusetts, 1987. pg. 80
- 2,3 J. Zarnowski, E. Eid, F. Arnold, M.Pace, J. Carbone, B. Williams, SPIE Proceedings, vol. 1900, 1993, 110-120.
- 4,5 D.D. Buss, M.F. Tompsett, et all, *IEEE Transactions on Electron Devices*, vol ED-23 no. 2, February 1976, pg 177-182.
- 6-10 S. Wolf, <u>Silicon Processing for the VLSI era, Volume 2: Process Integration</u>, Lattice Press, California, 1990. pg368-373

Bibliography

- 1. Edward S. Yang, <u>Fundamentals of Semiconductor Devices</u>, McGraw-Hill, Inc., New York, 1978.
- 2. S. M. Sze, <u>Semiconductor Sensors</u>, John Wiley & Sons, Inc., New York, 1994.
- 3. Robert F. Pierret, <u>Modular Series on Solid State Devices</u>, <u>Volume IV: Field</u> <u>Effect Devices</u>, Addison-Wesley Publishing Company, Inc., Massachusetts, 1990.
- Richard C. Jaeger, <u>Modular Series on Solid State Devices</u>, Volume V: <u>Introduction to Microelectronic Fabrication</u>, Addison-Wesley Publishing Company, Inc., Massachusetts, 1988.
- Dieter K. Schroder, <u>Modular Series on Solid State Devices</u>, <u>Volume VII:</u> <u>Advanced MOS Devices</u>, Addison- Wesley Publishing Company, Inc., Massachusetts, 1987.
- 6. S. Wolf and R.N. Tauber, <u>Silicon Processing for the VLSI era, Volume 1:Process</u>. <u>Technology</u>, Lattice Press, California, 1986.
- 7. S. Wolf, <u>Silicon Processing for the VLSI era, Volume 2: Process Integration</u>, Lattice Press, California, 1990.
- Donald A. Neamen, <u>Semiconductor Physics and Devices</u>; <u>Basic Principles</u>, Richard D. Irwin, Inc., Illinois, 1992.
- Richard S. Muller, Theodore I. Kamins, <u>Device Electronics for Integrated Circuits</u>, John Wiley & Sons, Inc., 1986.
- 10. D.D. Buss, M.F. Tompsett, et all, *IEEE Transactions on Electron Devices*, vol ED-23 no. 2, February 1976, 71-301.
- 11. J.S. Harris Jr., et all, *IEEE Transactions on Electron Devices*, vol ED-29 no. 9, September 1982, 1353-1497.
- 12. J. Zarnowski, E. Eid, F. Arnold, M.Pace, J. Carbone, B. Williams, SPIE Proceedings, vol. 1900, 1993, 110-120.
13. B. Backer, Z. Ninkov, M. Corba, SPIE Proceedings, vol., 1996

,