

Rochester Institute of Technology

RIT Digital Institutional Repository

Theses

1996

Process design for charge-injection based imaging array fabrication

Michael Schippers

Follow this and additional works at: <https://repository.rit.edu/theses>

Recommended Citation

Schippers, Michael, "Process design for charge-injection based imaging array fabrication" (1996). Thesis. Rochester Institute of Technology. Accessed from

This Thesis is brought to you for free and open access by the RIT Libraries. For more information, please contact repository@rit.edu.

PROCESS DESIGN FOR CHARGE-INJECTION
BASED IMAGING ARRAY FABRICATION

by

Michael S. Schippers

A Thesis Submitted
in
Partial Fulfilment
of the
Requirements for the Degree of
MASTER OF SCIENCE

in

Microelectronics Manufacturing Engineering

Approved by:

Prof. Lynn F. Fuller
(Department Head & Thesis Advisor)

Prof. Karl Hirschman

Prof. Gerrit Labberts

**DEPARTMENT OF MICROELECTRONICS MANUFACTURING
ENGINEERING
COLLEGE OF ENGINEERING
ROCHESTER INSTITUTE OF TECHNOLOGY
ROCHESTER, NEW YORK
JULY, 1996**

PROCESS DESIGN FOR CHARGE-INJECTION DEVICE BASED IMAGING ARRAY FABRICATION

I hereby grant permission to the Wallace Library, of the Rochester Institute of Technology, to reproduce my thesis, in whole or in part, with the knowledge that any reproduction will not be for commercial use or profit.

Michael S. Schippers

25 July, 1996

PROCESS DESIGN FOR CHARGE-INJECTION DEVICE BASED IMAGING ARRAY FABRICATION

I hereby grant permission to the Wallace Library, of the Rochester Institute of Technology, to reproduce my thesis, in whole or in part, with the knowledge that any reproduction will not be for commercial use or profit.

Michael S. Schippers

25 July, 1996

Abstract:

Charge-injection devices (CID's) have been around almost as long as charge-coupled devices (CCD's), yet have generally been overlooked for solid state imaging applications due to their slower operating speeds. However, CID arrays offer advantages over CCD based arrays for certain applications where spectral response and/or X-Y addressing are required.

In order to fabricate CID based imaging arrays, a single level poly CMOS (p-well) process has been modified into a double level poly CMOS (p-well) process that will allow fabrication of both imaging structures and drive circuitry. These modifications are optimized for CID based structures, yet will also allow working CCD based arrays to be fabricated with this process.

Measurements obtained from processed wafers were compared to values obtained using SUPREM IV simulation software from Technology Modeling Associates Inc. and after analysis, further recommendations were made to improve the process.

Table Of Contents

List Of Figures	viii
Chapter 1. Introduction	1
Chapter 2. Theory	
2.1 Charge-Injection Device	13
2.2 Parameter Extraction Techniques	32
Chapter 3. Procedure	
3.1 CMOS Process Description	50
3.2 CMOS Process Modifications	67
3.3 Process Simulation	75
Chapter 4. Results	77
Chapter 5. Analysis & Discussion	80
Chapter 6. Conclusions	89
Appendices	
A CMOS Process Descriptions	A-1
B Test Chip And Device Chip Designs	B-1
C Process Simulation Files	C-1
D Parameter Measurements	D-1
E Wafer Map	E-1
References	F-1

List of Figures

Figure	Page
1.1 Potential Well Diagram for a Three-Phase CCD	2
1.2 Bulk Channel CCD	3
1.3 Wavelength vs. Absorbtion Length in Silicon	8
1.4 CID Pixel Structure	9
1.5 CID Imager Architecture	10
2.1.1 Basic CID Pixel Layout	14
2.1.2 Basic CCD Layout (Side View)	15
2.1.3 Metal, Oxide, and Semiconductor Band Diagrams	17
2.1.4 MOS Band Diagram	18
2.1.5 MOS Band Diagram at $\Phi_{\text{surface}} = 2(E_F - E_i)$	21
2.1.6 MOS Band Diagram at V_{flatband}	22
2.1.7 MOS Band Diagram for $V_{\text{app}} < -0.4$	23
2.1.8 Horizontal View of CID Pixel	25
2.1.9 CID in Inversion Mode	27
2.1.10 CID in Zero Level Sense	28
2.1.11 CID in Signal Sense	29
2.1.12 CID in Injection Mode	30
2.2.1 Resistance as a Function of Three Dimentions	33
2.2.2 The Van Der Pauw Resistor	35
2.2.3 The Cross-Bridge Kelvin Resistor	37
2.2.4 Diffusion Region Overlap	38
2.2.5 Transistor Gate Length and Channel Width	40
2.2.6 Conductivity Curve to Extrapolate Threshold Voltage	43
2.2.7 I_D-V_D Conductivity Curve for Calculation of λ	45
2.2.8 G_M Plot on I_D-V_G Conductivity Curve	46
2.2.9 NMOS Subthreshold Conductance Curve	48

3.1.1	CMOS Mask Level 1 After Well Implant	53
3.1.2	Post Well Drive	54
3.1.3	CMOS Mask Level 2 After Nitride and Oxide Etch	55
3.1.4	CMOS Mask Level 3 After Channel Stop Implant	56
3.1.5	CMOS Mask Level 4 After NMOS Vt Implant	57
3.1.6	CMOS Mask Level 5 After Polysilicon Etch	58
3.1.7	Pixel Structure and PMOS Transistor After Polysilicon Etch	59
3.1.8	Transistors After Second Polysilicon Layer Etch	60
3.1.9	Pixel Structure and PMOS Transistor After Second Poly Etch	61
3.1.10	Top View of PMOS Transistor and Pixel Structure	62
3.1.11	CMOS Mask Level 7 After P⁺ S/D Implant	63
3.1.12	CMOS Mask Level 8 After N⁺ S/D Implant	64
3.1.13	CMOS Mask Level 9 After Contact Cut Etch	65
3.1.14	CMOS Mask Level 10 After Aluminum Etch	66

ACKNOWLEDGEMENTS

The author wishes to thank the following people for their help in the completion of this work:

Karl Hirschman: the "most recent" addition to the Thesis committee

Scott Blondell: for all the late nights

Dave Yackoff & Clay Reynolds: for never complaining about what was
broken

Frank Casilio: for his help with Mentor Graphics™

I. Introduction:

The field of solid state imaging has been overwhelmingly dominated by the use of Charge Coupled Devices (CCD's) since their invention in 1970. CCD's with individual pixels numbering as high as 66 million have emerged as the preferred device for almost all electronic imaging applications. However, structural and operational limitations are causing the CCD to be replaced by Charge Injection Devices (CID's) for certain applications that benefit from the CID's unique advantages.

To understand the advantages of the CID, one must first become familiar with the principles behind CCD operation. A CCD is a specific type of charge transfer device which, in its simplest form, can be thought of as a series of interconnected MOS capacitors. Photons which pass through the gate electrode generate electron-hole pairs, from which minority carriers are then collected and stored in potential wells at the surface of the semiconductor. The stored charge can be transferred along the surface by altering the potential (i.e.: voltage) applied to individual gate electrodes in a controlled fashion.




fig. 1.1 Potential well diagram for a three-phase CCD

Since the charge resides at the “surface” (the Si / SiO₂ interface) of this device, it is referred to as a **surface channel CCD (SCCD)**. This structure has several disadvantages, the most obvious being the interaction of the stored charge with the interface states. Charge moving along the device can be captured by the interface states, resulting in charge loss or lowered transfer efficiency. One solution to this problem was the invention of the *bulk* (i.e.: buried) **channel CCD (BCCD)**, which moves charge away from the surface into a diffused / ion implanted channel where it is stored as majority carriers.




Fig. 1.2 bulk channel CCD⁽¹⁾

Although charge can interact with bulk recombination / generation (R-G) centers in the channel (i.e.: impurities or dangling bonds within the crystal lattice), the degree of modern process control allows the R-G center density to be more easily controlled than the interface state density. This gives the BCCD a performance advantage over the SCCD. BCCD's collectively refer to two sub-categories of CCD's; **buried channel** CCD's and **peristaltic** CCD's. The term buried channel CCD is usually used in reference to BCCD's with a channel (usually N-type) depth of a micron or less, while peristaltic CCD refers to a BCCD with a channel depth of several microns (again usually N-type) grown by epitaxy.

When the charge is transferred between adjacent potential wells there is an unavoidable loss in net charge. this results because of either insufficient time for all the charge to flow between wells, charge captured by interface/recombination-generation states where the emission time is longer than the transfer time, or the presence of potential barriers between the wells. The overall effects on charge loss refer to the *charge transfer efficiency* (CTE), which can be thought of in terms of *charge transfer inefficiency* (CTI):

$$\text{CTE} = (\text{CHARGE}_{\text{before transfer}} - \text{CHARGE}_{\text{after transfer}}) / \text{CHARGE}_{\text{before transfer}} \quad (1.1)$$

$$\text{CTI} = \text{CHARGE}_{\text{before transfer}} / \text{CHARGE}_{\text{after transfer}} \quad (1.2)$$

$$\text{CTE} = 1 - (\text{CTI}) \quad (1.3)$$

(the actual expression for charge transfer efficiencies much more complex than this simplified relation, since it takes all effects into account). Acceptable charge transfer generally refers to an efficiency level of 99.99 %, and is directly dependent on such parameters as gate length, channel doping, clocking frequency, substrate bias, and applied gate potential (i.e.: clocking pulse amplitude). Some CCD's improve transfer efficiency by filling the entire channel with a large background charge (known as a *fat zero*), which increases self-induced carrier drift and helps reduce the charge lost in transfer for small packets of charge. Since this method reduces low level sensitivity, charge transfer inefficiency must be kept as low as possible to prevent performance degradation. Even with high transfer efficiencies, it is evident that overall efficiency will decrease and signal distortion will increase as the number of **pixels** (individual light sensing areas) on the array increases.

Another problem effecting transfer efficiency (and signal distortion) is *dark current*. Dark current refers to the additional current resulting from thermally generated minority carriers, and is inversely proportional to carrier lifetime. For quality substrates with long lifetimes on the order of 100 μ seconds, dark current is essentially surface-state dominated and on the order of 30 nA/cm² (much lower in buried channel devices where it is caused by thermal generation in the bulk). While this would seem to only slightly effect low level sensitivity, it becomes a serious issue when the fact that impurities increase the level of dark current is considered. Charge packets transferred through a pixel with a high localized impurity level will be distorted by the increased level of dark current, in comparison to charge packets which are not. Thus, the entire row on the array which transfers charge packets through the affected pixel will have its signal distorted, or *smeared*.

Another distortion problem which plagues CCD's is *blooming*. Blooming occurs when the potential well of a pixel reaches its maximum storage capacity, and excess charge spills out and fills up adjacent pixels. This can easily be visualized by thinking of the effect which occurs when a video camera is pointed at a bright light. The intensity of the light is such that

so many minority carriers are generated, the image appears to “white out” in an effect similar to that which occurs in a snow storm. Bulk channel CCD’s consisting of a diffused P-region on an N-type substrate (where the resulting p-n junction is reverse biased) exhibit reduced blooming effects, but the close proximity of adjacent pixels makes this problem hard to eliminate.

Last, there is the problem of *spectral response*. CCD’s require incident photons to pass through the gate electrode and gate oxide in order to generate electron-hole pairs in the substrate. Doped polysilicon is by far the most common gate material, yet even thinning to minimal 1500 Å thickness’ (with a 500 Å gate oxide) results in poor response to wavelengths less than 500 nm:




fig. 1.3 Wavelength vs. Absorption length

CID based imaging arrays are not affected by these problems to the same extent which CCD's are, mainly because of their unique pixel structure. When CCD's were first conceived by Bell laboratories, the smallest metal lines that could be patterned were $\sim 10\mu\text{m}$ wide. Providing a means to access individual pixels directly would have reduced the amount of light sensing area on the chip to an unacceptably low percentage. The solution was to connect rows of pixels together and place the address and amplifier circuitry at the row and column ends, thus providing an acceptable percentage of the chip

was composed of light sensing structures. As a result CCD's lack X-Y addressability, a major limitation for applications involving image shift/rotation.

The CID's structure essentially requires it to function in an X-Y addressable mode. Individual pixel structures are composed of two intersecting MOS capacitors in an orthogonal layout:




fig. 1.4 CID pixel structure⁽²⁾

A column of pixels will have one continuous polysilicon layer for the first capacitor electrode, which provides a common column electrode for all pixels in the vertical direction. The second polysilicon layer forming the other

electrode, will be common to all pixels in a horizontal row. Thus, individual pixels can be accessed by isolating a row for pixel readout at individual columns:




fig. 1.5 CID Imager Architecture⁽³⁾

With X-Y addressability being inherent to both the structure and readout technique, CID's do not require high *charge transfer efficiencies* and are not readily affected by signal distortion resulting from *dark current*. Being able to address individual pixels allows for faulty pixels to be ignored without seriously impacting image quality. CID's with bad pixels can still provide excellent image quality, while each bad pixel in a CCD distorts the entire row in which it is located. In other words, CID's with defective pixels can be sold as working devices but CCD's must be totally defect free to function properly. This makes CID's much easier to fabricate than CCD's.

The CID's unique structure also provides excellent control against *blooming*⁽⁴⁾. In general, CID's are P-channel devices created on low Resistivity N-type epitaxial Silicon. The N-type epi is grown on P-type substrates, the surface of which is P⁺ type. This construction essentially forms a reverse biased p-n junction inside every pixel, which collects excess minority carriers and sweeps them into the P⁺ layer. By providing such an easy path to the substrate, blooming effects are almost nonexistent in CID's.

Spectral response is also significantly improved by the CID's pixel structure. Only about half of the pixel area on a CID is covered by polysilicon, the rest is covered by the gate oxide. With just ~500 Å of SiO₂

covering half the pixel, wavelengths as small as 400nm will have a significantly improved chance to photogenerate electron-hole pairs in the substrate. Thus, CID's show excellent spectral response over the whole range of the visible spectrum, while CCD's typically lack good response for the "blue-green" through "violet" colors of visible light ⁽⁵⁾.

II. Theory:

2.1 Charge-injection Device Theory:

The charge-injection device structure (CID) is gaining acceptance for solid state imaging applications as a result of its unique advantages over imaging arrays based on charge-coupled devices (CCD's). The CID imaging technique utilizes injection and (or) intracell transfer to sense photogenerated charge at each individual pixel, which can then be addressed in an X - Y manner. This is in direct contrast to the CCD structure, which requires the photogenerated charge "packet" be transferred along adjacent pixels to a predesignated sensing site. The advantages result from the structure of the CID pixel which is based on the metal-oxide-semiconductor (MOS) capacitor, and consists of two intersecting capacitors that overlap to form a cross pattern (in fig. 2.1.1):




fig. 2.1.1 Basic CID layout

In this schematic the poly1 and poly2 lines represent the capacitor structures formed, respectively, by the first and second layers of deposited polysilicon during fabrication. These capacitor plates would each have the same gate oxide thickness underneath, and would be insulated from each other by an oxide formed on the surface of the first poly layer. Although the capacitor structure would only cover about half the pixel's surface area (defining where potential wells would form in the substrate to collect photogenerated charge),

carriers formed in the exposed regions of the substrate would also be collected, since they would diffuse from the bulk into the potential wells. While the CCD is also based on the MOS capacitor, its individual rows (or columns) consist of numerous interconnected and overlapping capacitor structures (fig. 2.1.2):




fig. 2.1.2 Basic CCD layout

This results in long series of pixels that must accurately transport individually sensed charge along with the photogenerated charge from preceding pixels, and virtually eliminates the possibility of X - Y addressing. While columns (rows) of CID pixels can be interconnected by one continuous capacitor

structure, they will remain X - Y addressable by isolating the other capacitor structure contained within the pixel. To better explain the unique advantages which the CID pixel structure has to offer requires a review of the structure and operation of the MOS capacitor.

The MOS capacitor refers to a system of metal and semiconductor layers separated by an oxide layer. The oxide layer can be replaced by any suitable insulator (also known as metal-insulator-semiconductor; MIS) but Silicon dioxide is by far the most common, as is evident in the general usage of the MOS capacitor acronym. The metal layer usually consists of either Aluminum, a degenerately doped polysilicon, or a silicide formed from polysilicon, either of which exhibits an energy band diagram similar to a metal. For simplicity, the Aluminum (AL)-Silicon dioxide (SiO_2)-p-type semiconductor (P-Si) composition will be used to explain the workings of the MOS system.

Starting with the energy band diagrams of all three materials prior to their contact, it is evident that all three materials possess different *work functions* (Φ):




fig. 2.1.3 Metal, Oxide, and Semiconductor band diagrams

The *work function* being the energy required to move an electron from the Fermi level (E_F) to the Vacuum level (E_0) in a given material. Here E_0 refers to the *Vacuum level* which is a continuous function of position, and E_f refers to the *Fermi level* which can be thought of as the average energy for the valence electrons, and has an occupation probability of $1/2$. In reality the *Fermi level* corresponds to the *Fermi energy* (defined as the energy in a

material below which all electron states are filled), but thinking of it in this manner reduces the complexity of the explanation. Before contact the *Fermi level* is different for all three materials, with respect to E_0 . When the materials are placed in contact with each other and allowed to reach equilibrium (electrical contact is also made between the Al and P-type Silicon), the Energy band diagram is altered to the following configuration:




fig. 2.1.4 MOS band diagram

The electrons move from the material in which they possess a higher average energy (Aluminum) to a lower energy location (P-type Si). Since an electrical contact had also been made between the Aluminum and P-type Silicon, negative charge in the form of electrons transferred into the semiconductor because the work function for Al is 0.8 eV less than that of the semiconductor. This resulted in a thin layer of positive charge (equal in magnitude to the lost electrons) in the Aluminum at the Al-SiO₂ interface, and a corresponding accumulation of negative charge in the semiconductor at the SiO₂/P-type interface. It should be noted that the SiO₂ layer is assumed to be neutral in this ideal example; in reality it would contain a certain amount of positive charge. Since the Semiconductor is P-type, the negative charge results from the exposure of the ionized acceptor atoms as the majority carrier holes are repelled from the surface by the positive charge layer in the Aluminum. This energy difference corresponds to a drop in voltage of 0.4 eV, which divides itself across the SiO₂ and space charge regions. The energy bands for the two materials have correspondingly “bent” in response to this

voltage drop, with the exception of E_f which is continuous through all three materials (it must be constant throughout a system at equilibrium). The difference between E_F and E_i at the semiconductor surface is the *surface potential* : Φ_s . One result of this constant E_f with respect to the band bending, is that the surface of the P-type semiconductor now appears to be less P-type and more N-type. This effect is important because the surface of the semiconductor can be altered from its original type by the application of a suitable voltage to the Aluminum layer.

Applying a larger positive voltage to the Aluminum will cause more of the space charge layer to be exposed in order to balance the energy difference. The space charge layer can only be exposed to a certain thickness before inversion sets in, which is dependent on the doping level in the semiconductor material. This thickness, referred to as X_{dmax} , can be written in a form similar to that of a one-sided pn junction:

$$X_{dmax} = ((2 \epsilon_s \Phi_s)/(q N_a))^{1/2} \quad (2.1.1)$$

where ϵ_s is the permittivity of the semiconductor and N_a is the doping level of the semiconductor. Larger positive potentials cannot be balanced by the maximum space charge thickness, and cause electrons (from the substrate and thermally generated in the space charge region) to accumulate at the semiconductor surface. When E_f at the surface is far above E_i , to the point where the surface potential is equal to $2(E_f - E_i)$ in the bulk (original spacing - no band bending), the electron concentration at the semiconductor surface will equal the hole concentration in the bulk of the semiconductor. The energy band diagram would now look like (fig. 2.1.5):




fig. 2.1.5 MOS band diagram at $\Phi_{\text{SURFACE}} = 2(E_f - E_i)$

This condition is known as the *threshold inversion point* and the applied voltage that creates it is called the *threshold voltage*. Applying a negative voltage (with a magnitude less than 0.4 volts) will decrease the space charge width and decrease the degree of band bending. When the magnitude of the negative voltage is equal to 0.4 volts the system will have reached the condition of flat band, where no band bending or space charge layer exist:




fig. 2.1.6 MOS band diagram at $V_{FLATBAND}$

Negative voltages greater in magnitude than 0.4 volts will allow holes to accumulate at the surface and cause the energy bands in the semiconductor to bend upwards (fig. 2.1.7):




fig. 2.1.7 MOS band diagram for $V_{APP} < -0.4$

This basic knowledge of the behavior and operation of the MOS capacitor can now be applied to the CID pixel structure to provide a simplified understanding of its operation. As was previously stated, CID based arrays are normally fabricated on N^+ type epitaxial layers. The behavior will therefore be slightly different than the previously defined MOS capacitor; positive voltages will cause majority carriers (electron) to accumulate at the semiconductor surface, while negative voltages will expose the space charge region (depletion) and cause minority carrier (holes) inversion. In addition, the N^+ epitaxial region is positively biased to create a reverse biased p-n junction underneath each pixel. Placing a large negative potential (the epi layer is biased positive) on both electrodes would result in the formation of space charge regions (i.e.: potential wells) under both polysilicon electrodes:




fig. 2.1.8 Horizontal view of CID

Photons, which pass either through the thin gate oxide into the bulk or through the polysilicon gate(s) into the space charge region, generate electron-hole pairs with the holes then being stored in the potential wells. The reverse biased p-n junction in each pixel serves to protect them from the effects of *blooming*; the condition where a sufficient number of minority carriers generated in one pixel contaminate adjacent pixels. If more holes are generated in each pixel than the potential well can hold, the excess will escape only to diffuse into the p-n junction and swept into the substrate bulk.

Arrays with pre-amplifier structures connected to each row (poly 2 electrode) allow the column electrode (poly 1) to exist as a continuous structure over the column length, and will bias the column more negative than the rows to create a “deeper” potential well for charge storage. Examination of two readout techniques, *non destructive readout* and *destructive readout*, provides an understanding of logic behind these concepts. Starting with both electrodes negatively biased (column bias larger than row bias) and sufficient charge in the potential wells, the device is observed to be in (a) accumulation (i.e.: inversion):

“sense pad”




fig. 2.1.9 CID in accumulation mode

The more negatively biased column has a “deeper” potential well beneath it, where the collected charge then accumulates. Next, the sense pad is allowed to float unbiased while its potential is read; this is known as (b) “zero level” sense:

“sense pad”




fig. 2.1.10 Zero level sense

After reading the “zero level” potential a positive bias is applied to the column electrode (high), which causes the potential well beneath it to collapse and injects the stored charge into the remaining well under the row (sense) electrode:

“sense Pad”




fig. 2.1.11 CID in signal sense

This is known as (c) “signal” sense. The appearance of charge under the row (sense) electrode causes a change in its potential, which corresponds to the amount of stored charge injected from the potential well under the column electrode ($V = Q/c$). By reading the shift in the voltage over the row electrode, the amount of photogenerated charge in the well can be inferred.

The combination of steps (a), (b), and (c) are known as *non destructive readout* (NDRO) since at this point the column electrode can be driven low to form a deeper potential well and start the cycle over. If *destructive readout* (DRO) is desired, a large positive potential must be applied to the row electrode as well. This step, referred to as (d) *injection*, collapses the potential well and injects the stored charge into the substrate:




fig. 2.1.12 CID in injection mode


The injection pulse(s) must be of sufficient duration and magnitude in order to eliminate charge from the pixel as efficiently as possible. Although it is possible to use a variation of the injection step (d) as a method for reading stored charge (as much older designs have done), using NDRO with or without DRO appears to be the most useful way to exploit the advantages of a CID-based array.

2.2 Parameter Extraction Techniques:

Evaluation of the double level polysilicon P-well CMOS process consisted of the same techniques and structures used to evaluate the single level polysilicon P-well CMOS process, from which it was based. This included sheet resistance measurements using the Van Der Pauw resistor, contact resistance measurements using the Cross bridge Kelvin resistor, and the extraction of several characterization parameters from the (enhancement mode) MOS transistor structures. All measurements were made using the standard factory P-well CMOS test programs in conjunction with the HP-4145 Semiconductor Parameter Analyzer, the Rucker & Kohls 681A semiautomatic wafer prober, and the Keithly model 7001 switch system.

Fabricated Semiconductor layers that have been doped by ion implantation and/or diffusion, will possess non-uniform doping profiles. Resistivity is a function of doping concentration *and* the depth of the diffusion, which complicates device and circuit design. However, utilizing the parameter of *sheet resistance* can simplify the process, since it removes the need for understanding the specifics of the diffusion profile. Considering a

resistor with respect to all three dimensions can help to explain the concept of sheet resistance, along with its benefits. A uniformly doped block of material can be thought of as a resistor with a resistance value of R ohms:



$$R = \rho L / (T \cdot W) \quad (2.2.1)$$

fig. 2.2.1 resistance as a function of three dimensions

Where R can be expressed in terms of the blocks dimensions with the addition of the materials *Resistivity*; ρ . Resistance is inversely proportional to the cross-sectional area of the resistor, but is proportional to the Resistivity.

The expression for resistance can be rewritten as:

$$R = (\rho / T) / (L / W) = R_{sh} (L / W) \quad (2.2.2)$$

Where R_{sh} is the *sheet resistance* of the material, a variable that is expressed in terms of ohms per square. Redefining the (L/W) ratio in eq. (2.3.2) as the number of “squares”, specific value resistors can now be designed in materials of known sheet resistance by defining only a length and width.

To accurately measure the sheet resistance of a material requires using a *Van Der Pauw* resistor:




fig. 2.2.2 The Van Der Pauw resistor

By forcing a current (I) through the structure to ground (GND) and reading the voltage drop across it ($V_1 - V_2$), the sheet resistance can be calculated using:

$$\mathbf{R}_{sh} = ((V_1 - V_2) / I) \cdot (\pi / \ln 2) \quad (2.2.3)$$

For the most accurate \mathbf{R}_{sh} , values should be extracted from a plot of current (\mathbf{I}) vs. voltage (\mathbf{V}) where the difference in voltage remains constant while the current linearly increases. Sheet resistance measurements were made in this manner for both diffusion (P-well, N+, and P+) and thin film (metal, N- poly, and N+ poly) Van Der Pauw structures.

Contact resistance (\mathbf{R}_{co}) is the physical parameter used to characterize the incremental resistance of the micron-scale metal-semiconductor contacts. Contact resistance is generally determined by the extraction of *the contact size independent parameter* ρ_c (expressed in units of mho/ μm^2) from electrical measurements performed on the **cross-bridge Kelvin resistor (CBKR)** structure:




fig. 2.2.3 The cross-bridge Kelvin resistor

The CBKR structure is used to determine the contact resistance produced when current is passed between two layers. From this structure either the contact resistance associated with a specific sized contact opening R_{c0} or the

contact size-independent parameter ρ_c can be calculated. This can be accomplished using either the graphical or direct method, with the direct being preferred at RIT. While the graphical method is the most accurate of the two, it requires at least ten sets of contacts that vary in length (l) along with at least two different sizes of *diffusion overlaps* (δ) for each length:




fig. 2.2.4 diffusion region overlap

The values of $\log_{10} (R_{CBKR}/R_{sh})$ must then be plotted versus $\log_{10} (1/\delta)$ on a set of universal CBKR curves (see appendix). The universal resistance curve

which gives the closest match will thus indicate the contact resistance. Although less accurate than the graphical method, the direct method is much faster since it allows for both R_{co} and ρ_c to be determined at each CBKR structure. In this method a current of known magnitude is forced through the CBKR structure, and the voltage is measured at V_1 and V_2 . The measured difference in voltage is then used to calculate either the contact resistance for a specific sized opening R_{co} or the size-independent parameter ρ_c with a modified version of Ohm's law;

$$R_{co} (\Omega) = (V_1 - V_2) / I \quad (2.2.4)$$

$$\rho_c (\Omega/\mu m^2) = ((V_1 - V_2) / I) \cdot (1 / (l1 \cdot l2)) \quad (2.2.5)$$

where (l1) and (l2) indicate the length and width of the contact opening. The measured structures were all designed with $\lambda = 4\mu m$ and consisted of $8\mu m \times$

$8\mu\text{m}$ sized contacts for the Al-poly1 and Al-P⁺ CBKR's, while the Al-N⁺ CBKR possessed a $4\mu\text{m} \times 4\mu\text{m}$ sized contact.

Evaluation of the MOS transistors required that several parameters be extracted from the NMOS and PMOS structures. NMOS transistors possessing a gate length (L_g) of $6\mu\text{m}$ and a channel width (W_c) of $32\mu\text{m}$ were used with PMOS transistors of gate length $16\mu\text{m}$ and $32\mu\text{m}$ channel width:




fig. 2.2.5 transistor gate length L_g and channel width W_c .

to extract values for *threshold voltage* V_T , the *channel length modulation parameter* λ , *transconductance* (i.e.: gain) G_m , the *minimum sub-threshold current* I_{submin} , the *maximum sub-threshold current* I_{submax} , the *sub-threshold slope* ST_s , and evaluate the *body effect*.

The *threshold voltage* (V_T) is the applied gate voltage that initiates conduction between the source and drain in the MOS transistor. Referring back to the energy band diagrams of section 2.1, it can also be thought of as the applied gate voltage required to invert the surface of the semiconductor beneath it. It is dependent on processing factors, and can be generally expressed as:

$$V_T = ((qN_a x_{dt}) - Q_{SS}) \cdot (t_{ox} / \epsilon_{ox}) + \Phi_{ms} + 2\Phi_{fp} \quad (2.2.6)$$

where N_a is the substrate doping, x_{dt} is the maximum space charge thickness, Q_{ss}' is equivalent gate oxide charge, t_{ox} is the thickness of the gate oxide, ϵ_{ox} is product of the SiO_2 dielectric constant (3.9) and the permittivity of free space ($8.85e^{-12}$ F/m), Φ_{ms} is the metal-semiconductor work function difference, and $2\Phi_{fp}$ is the surface potential at threshold inversion. The threshold voltage is extracted from a MOS device by using a conductivity curve, which plots the gate voltage (V_g) versus the drain current (I_d) for drain voltages (V_d) less than $2\Phi_{fp}$. The absolute drain voltage is fixed at an acceptably low level (usually 0.05 to 0.1 volts) and the linear portion of the conductivity curve is extrapolated to $I_d = 0$ volts:




fig. 2.2.7 typical conductivity curve to extrapolate threshold voltage

This point, the intercept the X-axis, is defined as the *threshold voltage* V_T for the MOS transistor.

The *channel length modulation parameter* λ is equal to the slope of the I_D - V_D conductivity curve in saturation, divided by the current at the onset of saturation. It can be thought of as an indication of the extent to which the

drain-to-source voltage impacts the *effective channel length*. Since the source-drain regions extend under the transistor gate, the actual channel length is somewhat less than the length of the gate. Add this to the fact that space charge regions between the source-drain and channel (formed from reverse biasing with respect to the substrate) also reduce the actual channel length, and the importance of *effective channel length* along with λ becomes obvious. The value of λ for a MOSFET can be determined from its I_D - V_D conductivity curve (done at RIT for a specific gate voltage). The slope of the curve in saturation mode is divided by the current at the onset of saturation, a point corresponding to a drain voltage (V_{Dsat}) equal to the difference of gate voltage (V_G) minus the threshold voltage (V_T):




fig. 2.2.8 I_D - V_D conductivity curve for calculation of λ

As measured, λ will be in units of 1/volts.

The *transconductance* G_m of a MOSFET can be thought of as the transistor “gain”, since it is defined as the change in drain current (I_D) with respect to the corresponding change in gate voltage (V_G). Transconductance is dependent on device geometry, threshold voltage, and carrier mobility. In the non-saturation region it is a linear function of V_{DS} but independent of V_{GS} ,

while in the saturation region it is a linear function of V_{GS} and independent of V_{DS} . In addition G_M can be plotted on an I_D - V_G conductivity curve, and measured at the peak value:




fig. 2.2.9 Plot of G_M on I_D - V_G conductivity curve

Finally, the parameters of *subthreshold slope* ST_S , *minimum subthreshold current* $I_{Dsubmin}$, and *maximum subthreshold current* $I_{Dsubmax}$, are all used to describe the behavior of free charges in the channel for voltages less than V_T . The basic model for the MOS transistor assumes no carriers exist in the channel until the threshold voltage is reached on the gate. Although a valid assumption for most conditions it fails at voltages approaching the threshold voltage, since the minority carrier density in the channel changes exponentially with respect to channel voltage. Thus, significant currents can exist at conditions between weak inversion and strong inversion (i.e.: $< V_T$). Since a MOSFET is not considered to be “on” until the channel conducts a microamp of current ($1e^{-6}$ Amps), the *maximum subthreshold current* $I_{dsubmax}$ should not exceed this value. The *minimum subthreshold current* $I_{dsubmin}$ should also be significantly less than a microamp to result in an acceptable value of *subthreshold slope* ST_S . *Subthreshold swing* SS is defined as the change in V_G that produces a decade increase in the subthreshold current:

$$SS = \Delta V_G / \Delta \log I_{Dsub} \quad (2.2.7)$$

A small value for the subthreshold swing is desirable, since it implies tight control of the channel current by the gate. The subthreshold swing conductivity curve is normally plotted with I_{Dsub} on a logarithmic Y-axis and V_G on a linear X-axis. Thus, a large *subthreshold slope* ST_S would indicate good control between the “on” and “off” states of the transistor, and a significant difference between $I_{Dsubmin}$ and $I_{Dsubmax}$ would imply a sharp transition between the “on” and “off” states.




fig. 2.2.9 subthreshold conductance curve for NMOS

Subthreshold slope, the minimum subthreshold current, and the maximum subthreshold current are all measured from the same logarithmic conductivity plot (for a MOSFET) by sweeping the gate voltage in small steps with a slight bias applied to the drain. This is similar to the method of determining V_T except that the steps for V_G are smaller.

III. Procedure:

3.1 CMOS Process Description:

CMOS (Complementary Metal Oxide Semiconductor) process technology evolved in the mid-1970's to reduce power dissipation problems, and has become the dominant process technology today ⁽⁶⁾. The specifics of CMOS processing are beyond the scope of this thesis, so the explanation and background will be kept general.

As the era of very large scale integration (VLSI) emerged, the dominant process technology was NMOS (N-channel Metal Oxide Semiconductor). This was due to its speed advantage over PMOS, the high functional packing density which it allowed, and the inexpensive nature of fabrication costs ⁽⁷⁾. However, it did possess a significant disadvantage with respect to power consumption. An NMOS logic circuit will draw a steady current whether a signal is propagating through it, or it is in standby mode. While the large current demand was not an issue for most applications, the

problem of power dissipation was. Conventional plastic packaging limited the maximum power dissipation of a circuit to approximately 1.5 watts⁽⁸⁾, while more expensive ceramic packaging was required for higher power densities.

With the functional packing density of integrated circuits rapidly increasing (i.e.: Moore's law), a low power solution was required. The solution to this dilemma was CMOS technology, which involved the fabrication of both n-channel and p-channel transistors on the same chip. CMOS allowed for both a decrease in the power dissipation along with simplifying the construction of some logic gates. For example, a CMOS inverter consists of only an n-channel transistor and a p-channel transistor. Power will only be consumed when it switches logic states, and a high impedance path will exist between the voltage supply and ground when no signal propagates through it⁽⁹⁾. However, CMOS was not without its drawbacks. Problems with latchup and transistor isolation limited its applications to those which required low power dissipation and/or very high noise margins, until effective solutions to these problems were found⁽¹⁰⁾.

Although many different forms of CMOS technologies exist today (twin well, N-well, P-well, quad well, and BICMOS), the variation utilized

for this thesis is the P-well type. This form evolved out of early process limitations and involves the formation of a p-type region, in which the NMOS transistors are subsequently constructed. As a result of forming the NMOS transistors in such a lightly doped (i.e.: $\sim 10^{16}$ dopant atoms per cm^3) region, the carrier mobility in the NMOS transistors is not significantly affected.

The basic P-well, double level poly, single level metal process developed requires 10 mask levels, the first of which is referred to as the **well mask** (level 1). After a 5000 Angstrom “alignment” oxide is grown on the surface of the wafers, the well mask is exposed onto a photoresist coating on the surface of the wafers to define the locations where the p-type regions will be formed on the substrate (fig. 3.1.1). The photoresist protects the oxide over the other regions from a subsequent etch in a buffered HF acid solution, which exposes the silicon surface of the wafer. P-type dopants are then ion-implanted into the exposed silicon with the resist (and oxide) acting as a mask.




fig. 3.1.1 Mask level 1 after P-well implant

The resist is removed and the substrates are cleaned, then placed into an 1100°C furnace to drive-in the well. The initial part of the well drive is done in an Oxygen ambient which serves to oxidize the surface of the exposed well regions. After the well drive the oxide is etched off the surface of all wafers, leaving all well regions defined by a reduced step height in relation to the bulk silicon (fig. 3.1.2).




fig. 3.1.2 after well drive

Next, a thin ($\sim 500\text{\AA}$) pad oxide is grown on the wafers, followed by the deposition of a 1500\AA Silicon Nitride layer. The next mask layer, the **active** (level 2), is exposed onto a photoresist layer to define the regions where both the n-channel and p-channel transistors are to be fabricated. This pattern is then transferred into the Silicon Nitride and pad oxide layers using a plasma etch step followed by a wet buffered oxide etch.




fig. 3.1.3 Mask level 2 after Nitride and oxide etch

The next mask, called the **channel stop** mask (level 3), defines in photoresist the region surrounding the well (and the edge of the active). P-type dopants are ion implanted there to increase their concentration and reduce the depletion effects of the field oxidation, which would otherwise lead to the formation of an N-type channel at the edges of the P-well.




fig. 3.1.4 mask level 3 after channel stop implant

The photoresist is removed, the wafers are cleaned, and the field oxide is grown to isolate all active areas. Following oxidation, the Silicon Nitride and pad oxide layers are etched off, and a 1000 Angstrom "Kooi" oxide is grown (to decompose any residual nitride). Both threshold adjustment implants are then performed through this oxide. The threshold adjust implant for the p-channel transistors is performed as a blanket implant, while the one for the n-

channel transistors is a masked implant, defined in photoresist by re-exposing the **well** mask (level 4).




fig. 3.1.5 mask level 4 after NMOS VT implant

The photoresist is then removed, and the 1000 Angstrom “Kooi” oxide is etched off to expose bare Silicon over the active regions. The wafers are cleaned, and then the gate oxide is grown for the transistors. Polysilicon is then deposited over the wafers, and doped N^+ -type using a spin on dopant.

The **poly1** mask (level 5) is then exposed in photoresist to define the gate region of the transistors, and subsequently etched into the polysilicon.




fig. 3.1.6 Mask level 5 after polysilicon etch

Up to this point no mention has been made with regard to the construction of a pixel (Imager) type of structure, which was the purpose of the thesis. This is because, with the exception of the gate dimensions, the pixel structure would look exactly like the PMOS transistor.




fig. 3.1.7 Pixel structure and PMOS transistor after polysilicon etch

The exposed gate oxide, which has been damaged during the patterning of the polysilicon gates, is etched off using a buffered HF acid solution. The wafers are cleaned, and then a second gate oxide is grown. This oxidation is needed to complete the pixel structure, but will also form an oxide on the first polysilicon layer that will insulate it from the second polysilicon layer. This second polysilicon layer is deposited, doped N^+ -type with a spin on dopant,

and patterned using a photoresist layer exposed by the **poly2** mask (level 6). Since the second gate oxide and second polysilicon layer are only required to complete the pixel structure, the NMOS and PMOS transistors remain the same (as in the previous level), with the exception of an insulating oxide layer on the polysilicon gates.




fig. 3.1.8 Transistors after polysilicon layer 2 etch

The pixel structure, however, will look remarkably different with respect to the PMOS transistor:




fig. 3.1.9 Pixel structure and PMOS transistor after second polysilicon etch

The pixel structure is now essentially complete, with the exception of the passivation layer (which is etched off its surface), and the metal layer(s) that contact both polysilicon layers. While difficult to comprehend when viewed as a cross-section, the completed pixel structure is easier to comprehend when viewed from the top:

PMOS transistor

pixel structure




fig. 3.1.10 Top view of PMOS transistor and pixel structure

The pixel structure collects photogenerated minority carriers in potential wells formed under the polysilicon gates. Photons passing through the polysilicon gates and gate oxide will generate carriers that are stored in the potential wells, while carriers generated in the gate oxide regions will have to diffuse into the potential wells before they can be stored. With the pixel structure now essentially completed, the focus is shifted back to the transistors. A photoresist film is exposed using the **P+ s/d** mask (level 7) to define the source and drain regions on the PMOS transistors, along with contacts to the well regions. P-type dopants are then ion implanted to form the source/drains and well contacts.




fig. 3.1.11 Mask level 7 after P+ S/D implant

The photoresist layer is removed, and a new photoresist coating is exposed using the N+ s/d mask (layer 8), to define the source and drain regions for the NMOS transistors and the substrate contacts. N-type dopants are then ion implanted to form these regions:




fig. 3.1.12 Mask level 8 after N+ S/D implant

The photoresist layer is then removed, and the wafers are cleaned before a 3000 Angstrom coating of LTO (Low Temperature Oxide) is deposited.

Following the deposition, the wafers are annealed to remove implant damage, activate the dopants, and densify the LTO film. A photoresist coating is then patterned using the **contact cut** mask (layer 9), and the exposed LTO film is etched in buffered HF acid to form contacts for the following metal layer.




fig. 3.1.13 Mask level 9 after contact cut etch

Following the etch, the photoresist is removed and the wafers are cleaned before the Aluminum layer is deposited. The Aluminum is then patterned using a photoresist coating exposed with the **metall** mask (layer 10), in conjunction with a phosphoric acid bath.




fig. 3.1.14 mask level 10 after Aluminum etch

Finally, the photoresist is completely removed and the wafers are sintered (at $\sim 450^{\circ}\text{C}$) to produce good ohmic contacts at the Aluminum / Silicon junctions.

3.2 CMOS Process Modifications:

Numerous changes were made to the original P-well (single level poly, single level metal) CMOS process to produce a double level poly (single level metal) P-well CMOS process capable of fabricating CID-based imaging arrays. These changes have potential benefits to other processes run at RIT, in addition to future applications such as CCD array fabrication and submicron CMOS. Before analyzing the test data gathered from the wafers, the potential benefits from the process alterations will be outlined.

First, all wafers should be coated with resist prior to having their backsides scribed. In the past the wafers bare device side had been placed on a cleanroom crew wipe to protect it during the scribe operation. While this was thought to be sufficient protection for the device side, an inspection step performed on a previous lot revealed scratches large enough to be seen under 10x magnification. Although this procedure adds an additional two steps to the process (spin coat, and resist ash), its effect on final yield should more than make up for this.

The pad oxide thickness should be reduced to $\sim 500\text{\AA}$ to minimize the “bird’s beak” effect on the active area, without inducing crystalline defects in the substrate. Crystal defects (undesirable for all devices because they increase leakage currents) are especially bad for CID’s, since they can drastically effect the injection operation. In the past, a pad oxide thickness of 1000\AA was used in conjunction with a 1500\AA Si_3N_4 layer for LOCOS isolation. The pad oxide was made intentionally thick to protect the substrate during Si_3N_4 etching in the Plasmatherm[®] RIE; a tool that lacked both selectivity and uniformity. With active area dimensions relatively large the “bird’s beak” effect was not readily evident, yet it limited the process applications to feature sizes $>2\ \mu\text{m}$. With the switch to a more selective Si_3N_4 etch recipe and the use of the GEC cell, the reduced pad oxide will still protect the substrate and allow device scaling into submicron dimensions ($\sim 0.9 - 0.8\ \mu\text{m}$). With the amount of Si_3N_4 consumed during the field oxide growth ($\sim 30\text{\AA}$) being so small, the original nitride thickness could easily be reduced to $\sim 1200\text{\AA}$ which would further reduce the chance of crystal defects.

After field oxidation, the SiO_2 layer formed on the Si_3N_4 film should be removed with a plasma etch (see process step #23 for specifics) instead of the

current buffered HF (BOE) solution. As with all wet chemical etches, the BOE is highly selective with respect to the nitride. Since the composition of the SiO₂ and Si₃N₄ films are not stoichiometric near their “interface” (more like an oxynitride film of varying composition), an overetch must be performed to remove all traces of SiO₂ which is not readily etched by the following nitride etch recipe (process step #23). The overetch significantly reduces the field oxide thickness and overexposes the substrate, while the wet etch and D.I. water rinse add to the processing time. By adopting the dry oxide etch, which is only $\sim 700 \text{ \AA}/\text{min}$ and not as selective, less field oxide would be removed and throughput would increase (etch time per wafer only increases by approx. 30 sec.).

The NMOS V_T adjust mask should be eliminated from the process, and replaced with the P-well mask. Previous test chip designs used an NMOS V_T mask the approximate size of the active region, and significantly smaller than the P-well mask. By re-using the P-well mask for the NMOS V_T implant the number of written masks would be reduced by one. The NMOS transistor characteristics (i.e.: reduced leakage currents) *may* possibly improve, since the larger P-well mask would reduce the chance of overlay error masking part

of the active area from the threshold implant (areas masked from the implant would have a lower V_T , thus increasing the subthreshold current).

The use of two gate oxide growth recipes should be eliminated in favor of one (the second; step #43), which should also be used as the pad oxide recipe. Previous specifications called for 500Å first level gate oxides to be grown at 1100 °C (~ 8 minutes) while 500Å second level gate oxides were grown at 1000 °C (45-55 minutes). Closely matching the thickness' required tight tolerances on the first growth and proved very difficult. Adopting the second growth recipe for both steps would improve repeatability for gate oxidations and allow a closer thickness match between the two levels. This should help improve the V_T uniformity across the wafers and from lot to lot. Using this recipe for the pad oxide would provide an early indication of fluctuations in the process (requiring growth time alterations), since the pad oxide thickness is less critical than the gate oxide thickness.

Prior to the deposition of all LPCVD films (especially polysilicon and LTO), the reactor should be allowed additional time to stabilize at the desired temperature. Temperature fluctuations varying in magnitude from 10-20 °C were observed during the fabrication process. While not detrimental to the

operation of finished devices, the fluctuation will effect the properties (grain size and structure in polysilicon), uniformity, and deposition rate (LTO) of the deposited films. Allowing the reactor to stabilize at the desired temperature will significantly improve lot to lot uniformity, as well as repeatability.

The use of (Emulsitone) N-250 spin on dopant should be adopted for all N-type polysilicon doping, in accordance with the procedure outlined in process steps #35 and #36. The N-250 solution yielded sheet resistance's of $\sim 20 \Omega/\text{cm}$ when properly used. However coating nonuniformities and insufficient preface times cause sheet resistance deviations across the wafers, as well as residual organic contamination. By increasing the preface time to ~ 60 minutes (with the possible addition of increasing their spacing when placed in the oven using the quartz diffusion boats, or laying them flat in the oven without a boat) and adding a 10-15 minute APM bath after the spin on dopant removal, the resultant doped polysilicon films should have uniformly low sheet resistance's.

The polysilicon plasma etch recipe should be changed to 12.5 sccm O_2 + 37.5 sccm SF_6 at 20 watts and 300mtorr pressure, to improve polysilicon linewidth (i.e.: gate length) uniformity across the wafer as well as reducing

the loss of underlying gate oxide. The current polysilicon etch recipe is done at 400 mtorr and while somewhat selective over oxide, exhibits significant nonuniformities in etch rate across the wafer. The polysilicon on the wafers center die can clear in as little as 35 seconds while the edge die take up to 60 seconds to clear. As a result, the center die must be substantially overetched, often to the point that 2 μ m transistor gates disappear. The new recipe (from Dr. Lane's thin films lab) uses a higher Oxygen to Fluorine ratio with a lower power to improve the uniformity of reactants across the wafer surface, which results in an etch that is selective and of a uniform rate. As with all plasma etching, the etch rate should be verified before processing device wafers.

The LTO passivation film should be deposited before the source/drain anneal, instead of after it. By performing the source/drain anneal with the LTO film on the wafers, the loss of N⁺ dopants (phosphorous) to evaporation is minimized and the LTO film is "densified". As a result, the film exhibits an etchrate in buffered HF close to that of thermally grown SiO₂. This minimizes undercutting when etching contact cuts, allowing the formation of vias as small as 2 μ m.

“Dummy” wafers should proceed and follow device wafers during thermal steps, film depositions, and oxide growths. Non-uniformity’s in temperature and flowrate during processing have been observed to cause significant deviations in film uniformity for small (5-15 wafer) lots. The most severely effected appear to be the ones at either end of the boats, possibly due to deviations from laminar flow at these regions. Placing clean “dummy” wafers on either end of the device wafers improves the flow characteristics over the entire lot, as well as reducing thickness deviations on the “end” device wafers. They would provide an easier method of measuring film thickness deviations across wafer lots and serve as convenient source of films to verify etchrates. Dummy wafers could be reused numerous times, then “retired” as lithography blanks.

A bottom anti-reflective coating (BARC) should be used on all metal level photolithography steps for patterning linewidths less than 4 μm . Because of the necessary latitude provided in the standard photolithography process (i.e.: overexposure), some linewidths must be biased if they are to be accurately reproduced in highly reflective underlying films. Biasing is an adequate technique for patterning 2 μm lines in polysilicon, but is not effective

for small lines with films as highly reflective as Aluminum. Using a BARC coating (BARC films are just heavily dyed photoresists that bleach slowly upon exposure to light) between the Aluminum and photoresist layers minimizes the linewidth reduction effects from standing waves, and allows 2-3 μ m lines to be easily patterned. Adopting the same BARC coating characterized in all lithography labs would simplify its addition to the process, as well as providing data to monitor its process latitude.

3.3 Process Simulation:

Before proceeding with the actual processing of device wafers, transistor simulations were performed using the P-well CMOS, double level polysilicon, single level metal process parameters. These parameters were used in conjunction with SUPREM IV and MEDICI simulation software from Technology Modeling Associates, to 1) double check that the process modifications made working transistors with acceptable characteristics, and 2) compare the simulated results with the actual results and see if modifications need to be made to any of the models/parameters used by the software.

Analysis of the simulated results yielded acceptable values that correlated reasonably well with the actual results. The one major exception was the first gate oxide thickness, which was almost 100 Å too thin. However, no modifications were made to the process since this was attributed to residual TCA (Trichloroethylene) in the furnace, and could not be accounted for in the simulation. Overall, the results indicated that the major

process modifications would have the desired impact on device characteristics, and that no significant process alterations were necessary.

(Refer to Appendix C for SUPREM IV and MEDICI input files with output graphics)

IV. Results:

After the fabrication process was completed, the data from several process steps was collected and compared to calculated results for the same steps using SUPREM IV simulation software:

<u>Process parameter</u>	<u>Target value</u>	<u>Measured</u>	<u>SUPREM IV</u>
Alignment Oxide	5000 Å	~ 4950 Å	6141 Å
Well Oxide	3000 Å	~ 4100 Å	4492 Å
Pad Oxide	500 Å	~ 450 Å	378 Å
Nitride	1500 Å	~ 1300 Å	1500 Å
Field Oxide	10,000 Å	~ 10,700 Å	11,776 Å
Kooi Oxide	1000 Å	~ 850 Å	1083 Å
1 st Gate Oxide	500 Å	~ 420 Å	374 Å
2 nd Gate Oxide	500 Å	~ 415 Å	480 Å

The wafers were also tested in accordance with factory test procedures for P-well CMOS lots, and certain measured parameters were compared with simulated results from SUPREM IV and MEDICI software:

Test Parameter	Wafer #			
	D3	D4	D6	D11
R_{SH}, SHEET RESISTANCE ($\Omega/\text{sq.}$)				
N+ S/D	85.01	80.38	78.97	77.10
P+ S/D	84.57	86.523	90.06	78.15
P-well	1220	1170	1450	1161
N+ poly	19.01	17.81	16.34	17.12
N- poly	25.53	20.66	20.66	22.54
Metal	0.0468	0.0472	0.0473	0.0481
G_C, CONTACT CONDUCTANCE ($\text{mho}/\mu\text{m}^2$)				
Metal / Poly	2.552e ⁻³	1.05e ⁻³	1.922e ⁻³	1.076e ⁻⁶
Metal / N+	760.4e ⁻⁶	8.941e ⁻⁴	864.5e ⁻⁶	507e ⁻⁶
Metal / P+	413.6e ⁻⁶	3.151e ⁻³	516.1e ⁻⁶	391e ⁻⁶
TRANSISTOR MEASUREMENTS				
NMOS (poly 1):				
V_T (volts)	0.999	0.960	0.999	0.969
G_M (amps/volt)	12.29e ⁻⁶	7.723e ⁻⁶	6.451e ⁻⁶	9.634e ⁻⁶
Sub-V_T slope (decade/volt)	8.609	8.242	7.807	7.711
I_D sub-max (μamps)	11.273		5.286	7.225
I_D sub-min (p*amps)	54.96		56.04	43.36
λ (Lambda)	0.01818	0.01360	0.01272	0.01304
PMOS (poly 1):				
V_T (volts)	-0.513	-0.645	-0.555	-0.655
G_M (amps/volt)	3.191e ⁻⁶	4.18e ⁻⁶	2.571e ⁻⁶	2.61e ⁻⁶
Sub-V_T slope (decade/volt)	8.916	10.254	8.678	9.115
I_D sub-max ($\mu\text{ amps}$)	-5.022		-7.508	-4.654
I_D sub-min (n*amps)	-378.4		-2.731	-0.203
λ (Lambda)	0.04196	0.05916	0.03728	0.03443

Test Parameters	Wafer #			
	D3	D4	D6	D11
PMOS (poly 2):				
V_T (volts)	-0.340	-0.501	-0.410	-0.237
G_M (mamps/volt)	672e ⁻⁹	750e ⁻⁹	1.565e ⁻⁶	1.213e ⁻⁶
SubVT slope (decade/volt)	10.95	9.233	10.230	10.660
I_D sub-max (μamps)	-1.117		-4.199	-1.185
I_D sub-min (p*amps)	-30.08		-43.0	-47.0
λ (Lambda)	0.01099	0.01125	0.009893	0.01868

Test parameter	Measured	MEDICI
NMOS V_T	0.999 V	0.9302 V

V. Analysis and Discussion:

Analysis of the test data yielded surprising results, some of which indicated additional process modifications. Initial testing started with sheet resistance measurements on the Van Der Pauw structures. After all tests involving the P+ S/D structure failed (at different locations) for wafer #D11, it became evident that a contact problem existed. Sufficient current could not be forced through the resistor to read the voltage drop existing across it, indicating the possibility of an insufficient sinter step or the existence of a thin ($>100\text{\AA}$) SiO_2 layer between the Aluminum film and the semiconductor regions. Since the contact cuts were significantly overetched and the final pre-metal HF dip was 50% longer than required (the HF dip lasted 90 seconds followed by a 30 second DI water rinse and a rinse in the spin rinser-dryer, where the wafers remained in dry Nitrogen until being placed in the CVC[®] sputter system), the contact problem was attributed to an insufficient sinter step. Closer examination of the Aluminum film revealed “specks” of an unknown material throughout, which was later determined to be Silicon. With the Silicon content of the Aluminum obviously greater than 1%, good Al/Si

ohmic contacts would not be formed unless the sinter temperature was raised above 450 °C. Lacking any indication of the actual Si content, rework was attempted on the Aluminum for five of the remaining six wafers (all wafers were originally coated with sputtered Al /1%Si at the same time, but only three were sintered at 450 °C to see if junction spiking occurred). Removal of the Silicon particles proved difficult while redoing the Aluminum films, and all five wafers were eventually scrapped. The one remaining wafer, #D4, was sintered at 500 °C for 60 minutes. While this reduced the contact resistance to a point where current could be passed through the test structures and the regular test programs would work, it caused a significant amount of Aluminum to diffuse into the semiconductor (which showed up as a series resistance on the NMOS transistor conductivity curves). Thus, while wafer #D4 could initially be tested as normal, wafers #D3, #D6, and #D11 required that the contact resistance was first broken down (by increasing maximum voltage on each structure's test program to 20 volts, and forcing current to break down the resistance). After this treatment the Van Der Pauw resistors for all three wafers still exhibited problems, and the test programs had to be changed to sweep voltage for accurate readings.

Overall, the sheet resistance measurements on the Van Der Pauw structures exhibited better uniformity across each wafer and between different wafers than was originally expected.

The P+ S/D sheet resistance was higher than expected, at $\sim 85 \text{ } \Omega/\text{sq}$. Although an acceptable value, it is most likely due to the use of BF_2 for the source/drain implant. The Varian[®] 400 ion implanter used during fabrication is a low current model that analyzes (separates) the specific ions before acceleration. Ions like BF_2 can disintegrate during acceleration causing a reduced dose of BF_2 to be implanted at the desired energy, along with B_{11} , BF , and F ions being implanted at significantly different energies. The end result is an unpredictable implant of varying composition, with a potentially negative impact on device performance. Since significant problems were experienced with the Boron source during the P+ S/D implant, this would appear to be a valid conclusion. To eliminate this problem from future lots, all P+ S/D implants should be performed using B_{11} ions.

The N+ S/D sheet resistance was significantly higher than expected, at $\sim 80 \text{ } \Omega/\text{sq}$. Previous factory lots exhibited sheet resistance's of $\sim 30 \text{ } \Omega/\text{sq}$., and had good ohmic contacts between the Aluminum and N+ regions. The

eventual appearance of a slight series resistance on Aluminum/ N⁺ contacts confirmed that the changes made to the N⁺ S/D implant (a 1e15 ions/cm² dose of P₃₁ at 80 KeV) did not provide the required 1e19/cm³ dopant level at the surface of the source/drain region, which is necessary for the formation of ohmic contacts between Aluminum and N⁺ Silicon. The problem is believed to be from the residual gate oxide over the source/drain region being significantly less than 500Å, which was used to model the implant profile. If the remaining oxide was thinner than expected, the peak of the implant would be deeper in the substrate and the surface concentration (after annealing) would be reduced by orders of magnitude. Without the necessary control over (or relevant thickness information about) the residual amount of gate oxide covering the source/drain region, the best solution would be to follow the steps in the N-well process and remove the oxide before the implant. By performing a 30 second buffered HF etch on the wafers after exposure of the N⁺ S/D mask, the residual oxide would be removed prior to ion implantation. The energy of the implant should then be reduced to ~33 KeV, which has been proven to form good Aluminum/ N⁺ Silicon ohmic contacts for a P₃₁ dose of 1e15 ions/cm². By using a 1e15 ions/cm² implant dose instead of the

original 4×10^{15} ions/cm² dose, the time needed to perform the N+ S/D implant is reduced by ~ 75%.

The P-well sheet resistance was approximately 1200 Ω /sq. Although a reasonable value, the significant fluctuations observed across individual wafers during testing may have caused error in this value. The majority of values were in the 1100-1200 Ω /sq. range, but several were as high as 3370 Ω /sq. While no indications exist as to the cause of this, the most likely one is thought to be an improperly set scan frequency on the ion implanter during the P-well implant.

The N+ poly and N- poly sheet resistance's were surprisingly low, at ~ 17.5 Ω /sq. and ~ 22 Ω /sq. respectively. These low values are unquestionably due to the effectiveness of the N-250 spin on dopant.

Finally, the metal sheet resistance was also surprisingly low, at ~ 0.0474 Ω /sq. Considering the high Silicon content of the film, this small a resistance was completely unexpected. To eliminate the Silicon contamination problem and ensure good contacts with future films, all Aluminum should be sputtered using the Perkin-Elmer[®] system.

Contact conductance G_C measurements were also lower than expected (in comparison to past factory lots), with the exception of the metal/ N+ value. G_C for the metal/poly structure was lower than expected at $1.65e^{-3}$ mho/ μm^2 , as was the metal/P+ structure at $1.118e^{-3}$ mho/ μm^2 . The metal/N+ structure tested at an acceptable, yet slightly high, G_C value of $7.565e^{-4}$, most likely due to the previously mentioned problem with N-type dopant concentration.

The measured transistor parameters were surprisingly uniform across individual wafers, as well as between them. When compared to past factory lots, the NMOS and PMOS transistors fabricated with the new process showed excellent operating characteristics.

The most unexpected results came from the NMOS transistors, which had threshold voltages closer to +1 volt than any previous lot. Aside from the previously mentioned series resistance, the average V_T for all four wafers was 0.982 volts, which is so close to the desired value that no further adjustments should be made. The transconductance G_m was low, at $\sim 9.02e^{-6}$ amps/volt, as was the channel length modulation parameter λ , at $\sim 0.01439/\text{volts}^2$. This seemed to indicate good long channel characteristics for the $6\mu\text{m}/32\mu\text{m}$

NMOS, which was supported by the I_D - V_D conductivity curves. Subthreshold characteristics were acceptable with both $I_{Dsubmin}$ and $I_{Dsubmax}$ slightly lower than expected, although $I_{Dsubmax}$ was potentially too low. However the subthreshold slope SS was ~ 8.1 , indicating a good transition between “on” and “off”.

The (first level poly) PMOS transistors were also better than expected, but lacked the uniformity displayed by the NMOS transistors. Threshold voltages varied significantly on wafers #D3 and #D6, with their average V_T being -0.534 volts. Wafers #D4 and #D11 displayed much better uniformity along with an average V_T of -0.65 volts, which appears to be the correct value. The PMOS V_T is -0.35 volts off the desired value of -1 volt, which requires a threshold adjust implant of *Phosphorous* (dose = $\sim 1.006e^{12}$ ions/cm² at an energy of 80 KeV, through the Kooi oxide). This poses a problem, since threshold adjust implants at RIT have always used *Boron*. To perform this implant will require an additional mask level that defines only the PMOS active area. However, fabrication of an additional mask can be avoided by using a negative photoresist (or AZ 1524-E in image reversal) and exposing it with the P-well mask. This will mask all NMOS transistors from

the implant, and allow older mask levels to be used with this process. Transconductance G_M , at $\sim 3.14e^{-6}$ amps/volt, and the channel length modulation parameter λ , at 0.0432 /volts², were also less than on previous factory lots. These low values imply good long channel behavior for the PMOS transistors, as should be expected for a device with $16 \mu\text{m}/ 32\mu\text{m}$ dimensions. Subthreshold characteristics were similar to the NMOS transistor, as $I_{D\text{submin}}$ and $I_{D\text{submax}}$ were both lower than expected. The subthreshold slope SS showed improved “on”/”off” characteristics with a value of 9.24.

Finally, several second level poly PMOS transistors were examined on wafer #D4. Unlike the first level poly transistors, their performance was not as good as was expected. The threshold voltage, as expected, had shifted slightly to -0.501 volts. The channel length modulation parameter λ , at 0.01125 /volts², had slightly declined but the transconductance G_M dropped almost an order of magnitude to $\sim 750e^{-9}$ amps/volt. While these devices should still exhibit good long channel behavior, the effect of these parameters on CID operation is not known. Subthreshold currents were also reduced by an order of magnitude, but the subthreshold slope was more than acceptable

at a value of 9.23. However, the greatest concern is the I_D - V_D conductivity curve. The maximum drain current is only 45.16 μ amps (using the standard test program) which seems quite low, even when taking into account the smaller 10 μ m /20 μ m device dimensions.

VI. Conclusions:

Numerous changes were made to the original P-well (single level poly, single level metal) CMOS process to produce a double level poly (single level metal) P-well CMOS process capable of fabricating CID-based imaging arrays. These changes have potential benefits to other processes run at RIT, in addition to future applications such as CCD array fabrication and submicron CMOS.

Transistors made from the first polysilicon level will be more than adequate for address circuitry, amplifier, and pixel applications, once the contact problem with the NMOS has been fixed and the PMOS V_t is adjusted. Second level polysilicon PMOS transistors seem acceptable, with the exception of the threshold voltage, but the low value for I_{Dsat} may have an effect on CID pixel performance. This may be the result of boron depletion in the channel (from the two gate oxidations), and should be investigated if fabricated arrays exhibit poor performance.

With the necessary modifications, the process should produce an operational CID (or CCD) array.

APPENDIX A

Description Of CMOS Process Operations

CMOS Processing:

The basic process is derived from a single level polysilicon P-well CMOS process. Modifications have been made to the original process that result in a double level polysilicon (P-well) CMOS process, which is capable of forming both the imaging structures and address circuitry. The resulting process was used to fabricate both the CIDTEC® testchip and the RIT P-well CMOS testchip on all ten device wafers, and is as follows:

Step #1: DE01: 4PT PROBE

One wafer from the lot was probed to measure the sheet resistance. At a voltage of 0.47 volts a current of 0.001 Amps was measured, indicating a sheet resistance of ~3.9 Ohm-cm, which was close to the 4.5 Ohm-cm sheet resistance listed on the container.

Step #2: ID01: SCRIBE

Prior to scribing the ID number on the back of each wafer, all wafers were spin coated with photoresist (Shipley 812 positive resist) using program 7,3,3 on the wafertrac® to protect the device side from scratches. After scribing, the photoresist coat was removed with a “piranha” bath (3 parts H₂SO₄ and 1 part H₂O₂).

Step #3: CL01: RCA CLEAN

Prior to the growth of the alignment oxide, the wafers were cleaned of contaminants in solutions of HCl/H₂O₂ (Hpm), 50:1 HF, and NH₄OH/H₂O₂ for 10 minutes/ 1 minute/ 10 minutes respectively. They were rinsed in D.I. water following each bath and dried in the spin rinser/dryer (SRD).

Step #4: OX04: WET OXIDE DIFFUSION

An 1100 °C wet oxidation to grow ~5000 Å of Oxide. This masks regions other than the P-well during the well drive, in addition to forming a step height between the substrate and P-well regions which serves to form the alignment mark.

Step #5: PH03: PHOTOLITH (WELL)

Using the wafertac®, Shipley 812 positive photoresist is coated using program 7,3,3, exposed on the GCA® 6800 stepper to define the P-well region, and developed using MF 321 developer on program 7,2,2.

Step #6: ET06: OXIDE ETCH

Lithographically defined oxide is etched in a buffered HF solution to expose the silicon substrate.

Step #7: IM01: ION IMPLANT

A dose of 4×10^{12} ions/cm² B11 at an energy of 50 KeV are implanted into the exposed silicon, to provide the p-type dopants for the well regions on the substrate.

Step #8: ET07: STRIP

The masking photoresist layer is exposed to a 300 watt Oxygen plasma which completely removes it.

Step #9: CL01: RCA CLEAN

The wafer are cleaned of contamination (prior to the well drive) using the same HPM/ HF /APM solutions as in step #3, for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #10: OX06: DRY OXIDE DIFFUSION

The previously implanted B11 dopants are allowed to diffuse for 20 hours at 1125 °C to form the P-well. An initial 4 hour diffusion in Oxygen forms ~3000 Å of oxide over the well regions, while leaving the oxide masked regions essentially unchanged. The device wafers were accidentally exposed to 8.5 hours of Oxygen which required reducing the time in Nitrogen from 16 to 12 hours, in order to maintain the required well dopant profile.

Step #11: ET06: OXIDE ETCH

All oxide is etched off the wafers using buffered oxide etch. This leaves the P-well regions (and alignment marks) defined by their reduced step height in comparison to the bulk Silicon regions.

Step #12: OX05: DRY OXIDE DIFFUSION

A 500 Å pad oxide is grown in furnace #12 during a dry oxidation at 1100 °C to serve as a buffering layer between the substrate and the following Si₃N₄ layer. It is recommended that this growth be changed to the same specifications as the second gate oxide growth (~55min. O₂ at 1000 °C) to both increase the repeatability of this step, and serve as an indicator in case the gate oxidation needs to be adjusted for time.

Step #13: CV02: LPCVD NITRIDE

1500 Å of Si₃N₄ are deposited using low pressure chemical vapor deposition at 810 °C on all wafers. Since less than 300 Å will decompose during the later field oxidation, it is recommended that the deposited thickness be reduced to ~1200 Å to reduce both the stress on the substrate and the chance for crystal defect formation during field oxidation.

Step #14: PH03: PHOTOLITH (ACTIVE)

As in step #5, Shipley 812 positive photoresist is spin coated using program 7,3,3, exposed to define active areas, and developed using MF 321 developer with program 7,2,2.

Step #15: ET09: NITRIDE ETCH

In the GEC plasma cell, Si_3N_4 is etched using a 50 watt SF_6 plasma at 300 mtorr pressure (30 sccm SF_6 flowrate) for 60 seconds. It is recommended that the etchrate of the plasma is determined from test wafers prior to etching device wafers, in order to minimize overetching.

Step #16: ET07: STRIP

All photoresist is removed from the wafers using a 300 watt Oxygen plasma.

Step #17: PH03: PHOTOLITH (CHANNEL STOP)

Similar to step #5, Shipley 812 positive photoresist is spin coated using program 7,3,3 , exposed to define the region surrounding the P-well, and developed using MF 321 developer with program 7,2,2.

Step #18: IM01: ION IMPLANT

A dose of 8×10^{13} ions/cm² B11 at an energy of 100KeV is implanted into the region surrounding the well to insure that the dopant level after oxidation is sufficient to prevent formation of an “inverted” region of minority carriers surrounding the P-well.

Step #19: ET07: STRIP

All photoresist is removed from the wafers in a 300 watt Oxygen plasma.

Step #20: ET06: OXIDE ETCH

Pad oxide exposed in regions where the Si₃N₄ was etched off, is removed prior to field oxidation using a buffered HF solution.

Step #21: CL01: RCA CLEAN

The wafers were cleaned of contaminants using the same previously mentioned HPM/ HF/ APM solutions for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #22: OX04: WET OXIDE DIFFUSION

A field oxide of $\sim 10,000 \text{ \AA}$ is grown in a wet Oxygen ambient at 1100°C for 210 minutes to isolate the active regions from each other. The resulting field oxide is of a semi-recessed nature.

Step #23: ET07: NITRIDE ETCH

The Si_3N_4 that decomposed into SiO_2 during the oxidation is etched off in a buffered HF solution (30 seconds 10:1 BOE) prior to the plasma nitride strip (30 sccm SF_6 at 300 mtorr and 40 watts). It is recommended that this step be eliminated in favor of a plasma oxide etch that would reduce the field oxide thickness loss and increase throughput. A suitable recipe would be 30 sccm CHF_3 plus 1 sccm O_2 in a ~ 40 watt, 30 mtorr plasma. This should result in a highly anisotropic etch of $\sim 500 \text{ \AA/minute}$, and would less than 1 minute per wafer to the overall plasma etch.

Step #24: ET06: OXIDE ETCH

Underlying pad oxide is removed from the active areas with a buffered HF solution. The etchrate of the HF solution should be measured just prior to etching, to determine the time that allows all pad oxide to be removed with a minimum thickness loss to the field oxide.

Step #25: CL01: RCA CLEAN

Contaminants are again removed from the wafers using the previously described solutions of HPM/ HF /APM for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #26: OX04: WET OXIDE DIFFUSION

A 1000 Å wet (“Kooi”) oxide is grown at 900 °C to decompose any Si₃N₄ which may have formed on the active regions during the field oxidation. The oxide will also allow proper placement of the peak concentrations for both threshold adjust implants in the substrate.

Step #27: IM01: ION IMPLANT

A dose of 1.0×10^{11} ions/cm² B11 at an energy of 60KeV are implanted over all regions of the substrate for adjusting the threshold voltage of the pmos transistors to -1 volt.

Step #28: PH03: PHOTOLITH (NMOSVT)

As in previous steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to define the regions to receive the nmosvt implant, and developed using MF 321 developer with program 7,2,2 . It is recommended that the P-well level photomask is used instead of the nmosvt level, since it will expose all of the well area and reduce the number of mask levels to be fabricated.

Step #29: IM01: ION IMPLANT

A dose of 1.2×10^{12} ions/cm² B11 at an energy of 60 KeV are implanted into the defined P-well regions to adjust the threshold voltage of the nmos transistor to +1 volt.

Step #30: ET07: STRIP

All photoresist is removed from the wafers by exposure to a 300 watt Oxygen plasma.

Step #31: ET06: OXIDE ETCH

The 1000 Å “Kooi” oxide grown in step #24 is etched off in a buffered HF solution. Again, the etchrate of the HF should be determined just prior to etching the device wafers to insure complete removal of the oxide and minimal loss of field oxide.

Step #32: CL01: RCA CLEAN

Contamination is cleaned from the wafers using the previously mentioned solutions of HPM/ HF /APM for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #33: OX06: DRY OXIDE DIFFUSION

A 500 Å gate oxide is grown in furnace #12 during a dry oxidation at 1100 °C, for both the address circuitry transistors and the imager area structures. It is recommended that this step is changed to follow the second gate oxide recipe (new pad oxide recipe) of 55 minutes at 1000 °C to increase the repeatability of this oxide growth. In addition the TCA clean should be performed when the furnace stabilizes at 900 °C, since the effectiveness of the TCA increases with temperature.

Step #34: CV01: LPCVD POLYSILICON

Approximately 6000 Å of polysilicon are deposited on the wafers using low pressure chemical vapor deposition at 610 °C. It is recommended that extra time and care are taken during the setup of the LPCVD reactor to insure that a stable temperature gradient exists prior to deposition. This will help to reduce thickness variations across the wafer lot.

Step #35: DI04: N-TYPE DIFFUSION

N250 spin on dopant is spin coated on all wafers at 3000 rpm ~30 seconds, prebaked at 200 °C for 15 minutes, then diffused at 1000 °C for 15

minutes. Due to difficulties encountered with this technique, It is recommended that the N250 solution is spin coated before reaching room temperature in the following manner: spin coat several ml of N250 for ~5 seconds at 500 rpm (to initially coat wafer), immediately spun at ~2000 - 3000 rpm to achieve final coating thickness, prebaked at 200 °C for at least 1 hour, then diffused at 1000 °C for 15 minutes. Coating non-uniformity's and insufficient prebaking were believed to be the cause of sheet resistance fluctuations, and these additional steps should eliminate these problems. Assuming these steps do not eliminate the problem, an additional coating of N250 solution at the previously defined parameters is recommended following the prebake and prior to the 1000 °C diffusion.

Step #36: ET06: OXIDE (SOG) ETCH

All spin on dopant is etched off the deposited polysilicon using a buffered HF solution. It is recommended that a visual inspection follow this step, since an insufficient prebake may result in a residual “film” on the polysilicon surface that cannot be removed by the HF solution. Should a film be observed, a 10 - 15 minute immersion in an APM solution should remove

it. Sufficient prebake time should not produce a residual film after etching the spin on dopant.

Step #37: DE01: 4PT PROBE

Polysilicon sheet resistance is measured at 5 points on the wafer to insure adequate doping of the gate material.

Step #38: PH03: PHOTOLITH (POLY 1)

As in previous photolithography steps, Shipley 812 positive photoresist is spin coated using program 7,3,3, exposed to define the gate regions for the first polysilicon level, and developed using MF 321 developer with program 7,2,2 .

Step #39: ET08: POLYSILICON ETCH

Using the GEC plasma cell, the polysilicon was patterned in an SF₆\ O₂ plasma (42 sccm SF₆, 7.5 sccm O₂, 400 mtorr pressure, 40 watts power) for approximately 60 seconds per wafer. Visual endpoint detection was used for all wafers, due to the tendency of this plasma to etch faster in the center of

the wafer than at the edges. It is recommended that either this recipe is changed to use a lower processing pressure (i.e.: ~225 mtorr instead of 400 mtorr), or that the following recipe be used instead: 37.5 sccm SF₆, 12.5 sccm O₂, 300 mtorr pressure, at 20 watts power. While both recipes should yield more uniform results, the second should provide a better selectivity over the underlying gate oxide.

Step #40: ET07: STRIP

All photoresist is removed from the wafers by exposure to a 300 watt Oxygen plasma.

Step #41: ET07: OXIDE ETCH

All wafers are placed in a buffered oxide solution to remove gate oxide damaged from the polysilicon etch from areas where it will be re-grown. It is recommended that the etch rate of the bath be determined immediately prior to this step, to insure the wafers remain in the bath long enough to etch all the exposed gate oxide with a minimal loss to the field oxide.

Step #42: CL01: RCA CLEAN

Contamination is removed from all wafers by cleaning with the previously described solutions of HPM/ HF / APM for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #43: OX06: DRY OXIDE DIFFUSION

A second 500 Å gate oxide is grown in furnace #12 on all areas of exposed single crystal silicon in a dry Oxygen ambient at 1000 °C for 55 minutes. In addition, an insulating layer of ~800 Å of oxide is grown on all exposed polysilicon, which will insulate it from the second polysilicon layer. It is recommended that this recipe be used ,as previously mentioned, for all gate oxide growths and the pad oxide growths to increase uniformity. As in the previous gate oxidation, the TCA should be used when the furnace reaches 900 °C to increase the effectiveness of the TCA.

Step #44: CV01: LPCVD POLSILICON

Approximately 6000 Å of polysilicon are deposited on the wafers using low pressure chemical vapor deposition at 610 °C. As with the previous

polysilicon deposition, it is recommended that additional time be allowed during the setup and stabilization of the LPCVD reactor.

Step #45: DI04: N-TYPE DIFFUSION

As in step #35, N250 spin on dopant is coated on all wafers at ~3000 rpm for 30 seconds, prebaked at 200 °C for 15 minutes, then diffused at 1000 °C for 15 minutes. Again, the same recommendations made in step #35 should also be applied to this step.

Step #46: ET06: OXIDE ETCH

The spin on dopant is removed from all wafers using a buffered HF solution. As in step #36, the wafers should be inspected for traces of residual organics and treated with an Apm solution as necessary.

Step #47: DE01: 4PT PROBE

Polysilicon sheet resistance is measured at 5 points on the wafer to insure adequate doping of the gate material.

Step #48: PH03: PHOTOLITH (POLY 2)

As with previous photolithography steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to define the second level polysilicon gate regions, and developed using MF 321 developer with program 7,2,2.

Step #49: ET08: POLYSILICON ETCH

Using the GEC plasma cell, the polysilicon gate regions were patterned using the previously mentioned SF₆/ O₂ plasma as in step #39 (42 sccm SF₆, 7.5 sccm O₂, 400 mtorr etch pressure, 40 watts power). It is recommended that the same changes mentioned in step #39 also be applied here to improve uniformity across the wafer.

Step #50: ET07: STRIP

All photoresist is removed from the wafers using a 300 watt Oxygen plasma.

Step #51: PH03: PHOTOLITH (P+ S/D)

As with previous photolithography steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to define the P+ source-drain regions, and developed using MF 321 developer with program 7,2,2.

Step #52: IM01: ION IMPLANT

A dose of 2×10^{15} ions/cm² BF₂ at an energy of 150 KeV are implanted into the defined P+ active regions on each wafer to form the source and drain regions for the PMOS transistors.

Step #53: ET07: STRIP

All photoresist is removed from the wafers using a 300 watt Oxygen plasma.

Step #54: PH03: PHOTOLITH (N+ S/D)

As with previous photolithography steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to

define all N+ source/drain regions, and developed using MF 321 developer with program 7,2,2.

Step #55: IM01: ION IMPLANT

Due to a problem with the high voltage supply on the implanter, the required implant dose of 4×10^{15} ions/cm² Phosphorous at an energy of 120 KeV could not be performed. Instead, an implant dose of 1×10^{15} ions/cm² Phosphorous at an energy of 80 KeV was done into all the defined N+ active areas, to form the source and drain regions on the NMOS transistors.

Step #56: ET07: STRIP

All photoresist is removed from the wafers using a 300 watt Oxygen plasma.

Step #57: CL01: RCA CLEAN

The wafers were cleaned of contaminants using the previously described HPM/ HF/ APM solutions for 10 minutes/ 1 minute/ 10 minutes respectively.

Step #58: CV03: LPCVD LTO

Approximately 3000 Å of low temperature oxide are deposited on all wafers using low pressure chemical vapor deposition at 410 °C. It is recommended that, as in previous LPCVD steps, additional time is taken during the set-up of the LPCVD reactor to allow for stabilization of a proper temperature gradient. This should help minimize wafer to wafer thickness non-uniformities.

Step #59: OX08: ANNEAL

All wafers are diffused at 950 °C for 30 minutes (15 minutes Nitrogen, 15 minutes Oxygen) to anneal out crystal damage from the previous implants, and to activate all implanted dopants. In addition, the deposited LTO film will be “densified” by this step (it’s etchrate in buffered HF solutions will be reduced to that of thermally grown oxide). This “densification” will reduce the minimum distance between vias, and allow smaller diameter vias to be placed closer together.

Step #60: PH03: PHOTOLITH (CONTACT CUTS)

As with previous photolithography steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to define the contact cut areas, and developed using MF 321 developer with program 7,2,2.

Step #61: ET06: OXIDE ETCH

The LTO and residual gate oxide films are etched from the exposed contact cut regions using a buffered HF solution. It is recommended that the etch rate of the HF solution be determined immediately prior to etching the device wafers. Additionally, a test wafer (with a densified LTO film that equals or exceeds the film on the thickest device wafer) should be etched with all the device wafers to help determine endpoint. Once the test wafer “pulls dry” from the HF solution, an additional 1- 2 minute overetch should be added to allow complete removal of the oxide films. Visual inspection should follow the D.I. water rinse and dry.

Step #62: ET07: STRIP

All photoresist is removed from the wafers using a 300 watt Oxygen plasma.

Step #63: CL01: RCA CLEAN

Contamination is removed from the wafers using the previously mentioned HPM/ HF/ APM solutions for 10 minutes/ 1 minute/ 10 minutes respectively, except that an additional 1 minute HF dip follows the Apm bath to remove any oxide grown by the bath. This results in exposed silicon regions which should form good “ohmic” contacts with the following Aluminum film.

Step #64: ME01: ALUMINUM DEPOSIT

Approximately 7500 Å of Aluminum are deposited using the CVC® sputter system (base pressure $\sim 5 \times 10^{-6}$ mtorr, 340 Volts, 10 Amps, for ~ 20 minutes (with a 7-10 minute pre-sputter)). Due to contact problems with the Aluminum films sputtered from this machine, it is recommended that the evaporation system be used until adequate films can be sputtered.

Step #65: PH03: PHOTOLITH (METAL)

As in previous photolithography steps, Shipley 812 positive photoresist is spin coated on all wafers using program 7,3,3, exposed to define the metal lines and pads, and developed using MF 321 with program 7,2,2. It is recommended that for features smaller than 4 microns, a bottom anti-reflective coating is used to minimize linewidth variations due to the reflective nature of the Aluminum.

Step #66: ET05: ALUMINUM ETCH

Aluminum exposed by the previous photostep is etched off the wafers in a bath of Aluminum etch (Phosphoric acid, Nitric acid, and Acetic acid) at 50 °C. It is recommended that, for optimum linewidth control, the bath temperature is reduced to 40 °C and all wafers are etched individually using visual endpoint detection. This should improve uniformity on dimensions at or below 4 microns. Visual inspection following rinsing and drying is also recommended.

Step #67: ET07: STRIP

All photoresist is removed from the wafers in a 300 watt Oxygen plasma. It is recommended that an additional 15 - 20 minutes be added to the plasma strip with a final visual inspection, to insure that the photoresist has been completely removed.


Step #68: SI01: SINTER

All wafers are sintered in forming gas (95% N₂, 5% H₂) at 425 °C to form ohmic contacts between the Aluminum and silicon regions. Additionally, dangling bonds contained in the gate oxide are passivated, thereby reducing the overall amount of trapped charge. It is recommended that sintering take place at 450 °C (due to temperature control problems with the furnace) to insure good ohmic contacts are formed.

Step #69: TE01: TEST

APPENDIX B

Test Chip And Device Chip Designs



1 RHOS, P+DS
 2 RHOS, N+DS
 3 RHOS, POLY
 4 RHOS, PWELL
 5 RHOS, METAL


6 Gc metal-poly
 7 Gc metal-n+
 8 Gc metal-p+

9 NMOSFET
 10 PMOSFET

11 NMOSFET FIELD OXIDE ON WELL
 12 PMOSFET FIELD OXIDE ON SUB

13 Inverter
 14 Ring Oscillator

NMOS 6 NMOS 6 NMOS 6



Don't need smu4

EXTRACTION: LAMBDA is found from the slope of the VGS=3 curve in saturation divided by Idsat (units 1/V²)

CHANNEL DEFINITION

CHAN	NAME	I	SOURCE	FCT
SMU1	VS	IS	COM	CONST
SMU2	VG	IG	V	VAR1
SMU3	VD	ID	V	VAR2
SMU4	VB	IB	V	CONST
Vs 1		-----	V	
Vs 2		-----	V	
Vm 1		-----	-----	-----
Vm 2		-----	-----	-----
USER FCTN				
	1			
	2			

SOURCE SET UP

	VAR 1	VAR 2
NAME	VD	VG
SWEEP MODE	LINEAR	LINEAR
START	0	0
STOP	5 V	-----
STEP	0.1 V	0.5 V
NO. OF STEP	51	10
COMPLIANCE	100 mA	1 mA
CONSTANT		
VS COM	0	105 mA
VSUB V	0 V	100 mA

DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	VD	ID	
SCL	LINEAR	LINEAR	
MIN	0	0	
MAX	5 V	500 μA	

EXTRACTION: The transconductance GM is measured at the peak value. The threshold voltage VT is the voltage VG where current starts to increase. Use the intersection of a straight line with the ID = 0 axis (or with a horizontal line at ID equal leakage current)

CHANNEL DEFINITION

CHAN	NAME	I	SOURCE	FCT
SMU1	VS	IS	COM	CONST
SMU2	VG	IG	V	VAR1
SMU3	VD	ID	V	VAR2
SMU4	VB	IB	V	CONST
Vs 1		-----	V	
Vs 2		-----	V	
Vm 1		-----	-----	-----
Vm 2		-----	-----	-----
USER FCTN				
1	GM	(/OHM) =	DELTA ID /	DELTA VG
2				

SOURCE SET UP

	VAR 1	VAR 2
NAME	VG	VB
SWEEP MODE	LINEAR	LINEAR
START	0	0.1
STOP	5 V	-----
STEP	0.1 V	-1
NO. OF STEP	51	0
COMPLIANCE	1 mA	50 mA
CONSTANT		
VS COM	0 V	105 mA

DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	VG	ID	GM
SCL	LINEAR	LINEAR	LINEAR
MIN	0 V	0 A	0
MAX	5 V	0.1 mA	50 μ mho

TEST NAME: NSUBVT NMOSFET SUB THRESHOLD CURRENT VS VGS (VDS=0.1)
 L / W = 6 μ m / 32 μ m

EXTRACTION: The subthreshold slope in millivolts per decade is measured by drawing a straight line through the region where the current decreases below VT. Minimum value of drain current Isub-min and the maximum value Isub-max is read off the curve at 0 and 5 volts

**** VERY IMPORTANT — MICROSCOPE LIGHT MUST BE OFF DURING THE CHANNEL DEFINITION MEASUREMENT.

CHAN	NAME	I	SOURCE	FCT
SMU1	VS	IS	COM	CONST
SMU2	VG	IG	V	VARI
SMU3	VD	ID	V	VAR2
SMU4	VB	IB	V	CONST
Vs 1		-----	V	
Vs 2		-----	V	
Vm 1		-----	-----	-----
Vm 2		-----	-----	-----
USER FCTN				
	1			
	2			


SOURCE SET UP

	VAR 1	VAR 2
NAME	VG	
SWEEP MODE	LINEAR	LINEAR
START	0	
STOP	5 V	---
STEP	0.05 V	
NO. OF STEP	101	
COMPLIANCE	1 mA	
CONSTANT		
VS COM	0	105 mA
VSUB V	0.100 V	100 mA
VB COM	0	105 mA

DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	VG	ID	SUBVT
SCL	LINEAR	LOG	LINEAR
MIN	0	1 nA	0
MAX	5	1 mA	1

IS G PMOS D



G SMU2

S SMU1

R

4

EXTRACTION: LAMBDA is found from the slope of the VGS = -3 curve in saturation divided by Idsat (units 1/V²)

CHANNEL DEFINITION

CHAN	NAME	I	SOURCE	FCT
SMU1	VS	IS	COM	CONST
SMU2	VG	IG	V	VAR 2
SMU3	VD	ID	V	VAR 1
SMU4	VB	IB	V	CONST
Vs 1		-----	V	
Vs 2		-----	V	
Vm 1		-----	-----	-----
Vm 2		-----	-----	-----
USER FCTN				
	1			
	2			

SOURCE SET UP

	VAR 1	VAR 2
NAME	VD	VG
SWEEP MODE	LINEAR	LINEAR
START	0	0
STOP	- 5 V	-----
STEP	- 0.1 V	- 0.5 V
NO. OF STEP	51	10
COMPLIANCE	100 mA	1 mA
CONSTANT		
VS COM	0	105 mA
VB V	0 V	100 mA

DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	VD	ID	
SCL	LINEAR	LINEAR	
MIN	0	0	
MAX	- 5 V	- 500 μ A	

EXTRACTION: The transconductance GM is measured at the peak value. The threshold voltage VT is the voltage VG where current starts to increase. Use the intersection of a straight line with the ID = 0 axis (or with a horizontal line at ID equal leakage current)

CHANNEL DEFINITION

	NAME	I	SOURCE	
CHAN	V	I	MODE	FCT
SMU1	VS	IS	COM	CONST
SMU2	VG	IG	V	VAR1
SMU3	VD	ID	V	VAR2
SMU4	VB	IB	V	CONST
Vs 1		-----	V	
Vs 2		-----	V	
Vm 1		-----	-----	-----
Vm 2		-----	-----	-----
USER FCTN				
1	GM	(/OHM) =	DELTA ID /	DELTA VG
2				

SOURCE SET UP

	VAR 1	VAR 2
NAME	VG	VB
SWEEP MODE	LINEAR	LINEAR
START	0	0.1
STOP	-5 V	-----
STEP	-0.1 V	-1
NO. OF STEP	51	0
COMPLIANCE	1 mA	50 mA
CONSTANT		
VS COM	0 V	105 mA
VSUB V		

DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	VG	ID	GM
SCL	LINEAR	LINEAR	LINEAR
MIN	-5 V	0 A	0
MAX	0 V	-1 mA	50 μmho

TEST NAME: PSUBVT PMOSFET SUB THRESHOLD CURRENT VS VGS (VDS=0.1)
 L / W = 16 μ m / 32 μ m

EXTRACTION: The subthreshold slope in millivolts per decade is measured by drawing a straight line through the region where the current decreases below VT. Minimum value of drain current Isub-min and the maximum value Isub-max is read off the curve at 0 and -5 volts

*****VERY IMPORTANT** — MICROSCOPE LIGHT MUST BE OFF DURING THE CHANNEL DEFINITION MEASUREMENT.

CHAN	NAME	I	SOURCE	FCT
SMU1	VS	IS	COM	CONST
SMU2	VG	IG	V	VAR1
SMU3	VD	ID	V	VAR2
SMU4	VB	IB	V	CONST
Vs 1		-----	V	
Vs 2		-----	V	
Vm 1		-----	-----	-----
Vm 2		-----	-----	-----
USER FCTN				
	1			
	2			

SOURCE SET UP


	VAR 1	VAR 2
NAME	VG	
SWEEP MODE	LINEAR	LINEAR
START	0	
STOP	-5 V	----
STEP	-0.05 V	
NO. OF STEP	101	
COMPLIANCE	1 mA	
CONSTANT		
VS COM	0	105 mA
VSUB V	-0.100 V	100 mA
VB COM	0	105 mA

DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	VG	ID	SUBVT
SCL	LINEAR	LOG	LINEAR
MIN	0	-1 nA	0
MAX	-5	-1 mA	-1

C&KR

$\lambda = 4\mu$



W · VAN DER PAUW

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The contact resistance R_C is (V/I) . The designer needs a value that is a function of the contact area. The contact conductance per square micrometer, GC , can be multiplied by the contact area and inversed to give R_C . So $GC = (I/V)/\text{Area}$.

CHANNEL DEFINITION

CHAN	NAME	I	SOURCE	FCT
SMU1	VF	IF	I	VAR1
SMU2	V1	I1	I	CONST
SMU3	V	I	COM	CONST
SMU4	V2	I2	I	CONST
Vs 1	VSUB	-----	V	CONST
Vs 2		-----	V	
Vm 1	V2	-----	-----	-----
Vm 2	V1	-----	-----	-----
USER FCTN				
	1			
	2	GC	$(GC) = (IF / 64) / (V1 - V2)$	

SOURCE SET UP

	VAR 1	VAR 2
NAME	IF	
TEST NAME: W <i>SWEEP MORE</i>	LINEAR	
START	0	
CHANNEL <i>STOP</i>	10.00 mA	
STEP	100.0uA	
NO. OF STEP	101	
SOURCE SET UP compliance	20.00V	
DISPLAY MODE: <i>CONSTANT</i>		
Vs COM	0	105 mA
VsUB I1 V I	5.000 V 0	0.1 V
I2 I	0	0.1 V


DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	IF	VF	GC
SCL	LINEAR	LINEAR	LINEAR
MIN	0	0	0
MAX	10 mA	20V 2V	0.2 350E-6

CBKR

$$\lambda = 4\mu$$


N^+



GND WELL

CBKR

$$\lambda = 4\mu$$



EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The contact resistance R_C is (V/I) . The designer needs a value that is a function of the contact area. The contact conductance per square micrometer, GC , can be multiplied by the contact area and inversed to give R_C . So $GC = (I/V)/\text{Area}$.

CHANNEL DEFINITION

CHAN	NAME	I	SOURCE	FCT
SMU1	V	I	MODE	FCT
SMU1	VF	IF	I	VAR1
SMU2	V_1	I_1	I	CONST
SMU3	V	I	COM	CONST
SMU4	V_2	I_2	I	CONST
Vs 1	V_{SUB}	-----	V	CONST
Vs 2		-----	V	
Vm 1	V₂	-----	-----	-----
Vm 2	V₁	-----	-----	-----
USER FCTN				
1				
2	GC	$(GC)=(IF / 16) / (V_1-V_2)$		



SOURCE SET UP

	VAR 1	VAR 2
NAME	IF	
SWEEP MODE	LINEAR	
START	0	
STOP	10.00 mA	
STEP	100.0uA	
NO. OF STEP	101	
COMPLIANCE	20.00V	
CONSTANT		
V_S COM	0	105 mA
V_{SUB} I ₁ I	5.000V 0	0.1 V
I ₂ I	0	0.1 V

DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	IF	VF	GC
SCL	LINEAR	LINEAR	LINEAR
MIN	0	0	0
MAX	10 mA	20 V	$0.2 \cdot 10^{-3}$

$$\lambda = 4\mu$$



TEST NAME: ~~MCBKR~~ METAL TO POLY CONTACT CONDUCTANCE/ μm^2

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The contact resistance R_C is (V/I) . The designer needs a value that is a function of the contact area. The contact conductance per square micrometer, GC , can be multiplied by the contact area and inverted to give R_C . So $GC = (I/V)/\text{Area}$.

CHANNEL DEFINITION

CHAN	V	I	MODE	FCT
SMU1	VF	IF	I	VAR1
SMU2	V1	I1	I	CONST
SMU3	V	I	COM	CONST
SMU4	V2	I2	I	CONST
Vs 1	VSUB	-----	V	CONST
Vs 2		-----	-V	
Vm 1	-V2	-----	-----	-----
Vm 2	V1	-----	-----	-----
USER FCTN				
1				
2	GC	$(GC)=(I / 64) / (V1-V2)$		


SOURCE SET UP

	VAR 1	VAR 2
NAME	IF	
SWEEP MODE	LINEAR	
START	0	
STOP	10.00 mA	
STEP	100.0uA	
NO. OF STEP	101	
COMPLIANCE	20.00V	
CONSTANT		
Vs COM	0	105 mA
VSUB I1 I	5.000V 0	0.1 V
I2 I	0	0.1 V

DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	IF	VF	GC
SCL	LINEAR	LINEAR	LINEAR
MIN	0	0	0
MAX	10 mA	20 V	5E-3 5E-3

VAN DER PAUW



METAL

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The sheet resistance R_S is $(V/I)(\pi/\ln 2)$. The value of R_S is measured in the flat region of the R_S vs I curve. The V_F value will be small because metal is such a good conductor as a result the measurement will be noisy.

CHANNEL DEFINITION

	NAME		SOURCE	
CHAN	V	I	MODE	FCT
SMU1	VF	IF	I	VAR1
SMU2	V₁	I₁	I	CONST
SMU3	V	I	COM	CONST
SMU4	V ₂	I ₂	I	CONST
Vs 1	V_{SUB}	-----	V	CONST
Vs 2		-----	V	
Vm 1	V₂	-----		
Vm 2	V₁	-----		
USER FCTN				
	1			
	2	RS	(RS)=(V1-V2) *4.532 / IF	


SOURCE SET UP

	VAR 1	VAR 2
NAME	IF	
SWEEP MODE	LINEAR	
START	0	
STOP	40.00 mA	
STEP	200.0uA	
NO. OF STEP	201	
COMPLIANCE	20.00V	
CONSTANT		
V_S COM	0	105 mA
V_{SUB} I ₁ I	5.000 V 0. A	10V
I ₂ I	0 A	10V

DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	IF	VF	RS
SCL	LINEAR	LINEAR	LINEAR
MIN	0	0	0
MAX	40.0 mA	0.2 V	0.5 ohms

VAN DER PAUW



P-WELL

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The sheet resistance R_S is $(V/I)(\pi/\ln 2)$. The value of R_S is measured in the flat region of the R_S vs I_f curve. The V_f value will be large for small I_f because the well resistance is high. Be sure V_f is not in compliance. That is V_f should be increasing not flat at data point.

CHANNEL DEFINITION

CHAN	NAME	I	SOURCE	FCT
SMU1	VF	IF	I	VAR1
SMU2	V ₁	I ₁	I	CONST
SMU3	V	I	COM	CONST
SMU4	V ₂	I ₂	I	CONST
Vs 1	V_{SUB}	-----	V	CONST
Vs 2		-----	V	
Vm 1	V₂	-----		-----
Vm 2	V₁	-----		-----
USER FCTN				
1				
2	RS	$(RS)=(V1-V2)$	$*4.532 / IF$	


SOURCE SET UP

	VAR 1	VAR 2
NAME	IF	
SWEEP MODE	LINEAR	
START	0	
STOP	500 μ A	
STEP	5 μ A	
NO. OF STEP	101	
COMPLIANCE	20.00V	
CONSTANT		
V _S COM	0	105 mA
V _{SUB} I ₁ K I	5.000V 0.A	10V
I ₂ I	0.A	10V


DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	IF	VF	RS
SCL	LINEAR	LINEAR	LINEAR
MIN	0	0	0
MAX	500 μ A	10.0 V	8000 ohms

VAN DER PAUW



NMOS VT



EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The sheet resistance R_S is $(V/I)(\pi/\ln 2)$. The value of R_S is measured in the flat region of the R_S vs I curve. The V_f value should be increasing at a constant slope.

CHANNEL DEFINITION

CHAN	V	I	MODE	FCT
SMU1	VF	IF	I	VARI
SMU2	V1	I1	I	CONST
SMU3	V	ICOM	COM	CONST
SMU4	V2	I2	I	CONST
Vs 1	VSUB	-----	V	CONST
Vs 2		-----	V	
Vm 1	V2	-----	-----	-----
Vm 2	V1	-----	-----	-----
USER FCTN				
1				
2	RS	$(RS)=(V1-V2)$	$*4.532 / IF$	


SOURCE SET UP

	VAR 1	VAR 2
NAME	IF	
SWEEP MODE	LINEAR	
START	0	
STOP	10.00 mA	
STEP	100.0uA	
NO. OF STEP	101	
COMPLIANCE	20.00V	
CONSTANT		
V COM	0	10.5 mA
VSUB I1 I	5.000 V 0. A	10 V
I2 I	0. A	10 V

DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	IF	VF	RS
SCL	LINEAR	LINEAR	LINEAR
MIN	0	0	0
MAX	10.0 mA	10.0 V	200 ohms

VAN DER PAUW



EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The sheet resistance R_S is $(V/I)(\pi/\ln 2)$. The value of R_S is measured in the flat region of the R_S vs I_F curve. The V_F value should be increasing at a constant slope.

CHANNEL DEFINITION

	NAME	I	SOURCE	
CHAN	V	I	MODE	FCT
SMU1	VF	IF	I	VAR1
SMU2	V ₁	I ₁	I	CONST
SMU3	V	I	COM	CONST
SMU4	V ₂	I ₂	I	CONST
Vs 1	V_{SUB}	-----	V	CONST
Vs 2		-----	V	
Vm 1	V₂	-----	-----	-----
Vm 2	V₁	-----	-----	-----
USER FCTN				
	1			
	2	RS	$(RS)=(V1-V2) * 4.532 / IF$	

SOURCE SET UP

	VAR 1	VAR 2
NAME	IF	
SWEEP MODE	LINEAR	
START	0	
STOP	10.00 mA	
STEP	100.0uA	
NO. OF STEP	101	
COMPLIANCE	20.00V	
CONSTANT		
V COM	0	105 mA
V _{SUB} I₁ V I COM	0.5.000 V	10 V
I ₂ I	0. A	10 V

DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	IF	VF	RS
SCL	LINEAR	LINEAR	LINEAR
MIN	0	0	0
MAX	10.0 mA	2.0 V	200 ohms

TEST NAME: PPAW P+ DRAIN/SOURCE VAN DER PAUW

EXTRACTION: Apply a current to two adjacent pads and measure the voltage across the other two pads. The sheet resistance R_S is $(V/I)(\pi/\ln 2)$. The value of R_S is measured in the flat region of the R_S vs I_F curve. The V_F value should be increasing at a constant slope.

CHANNEL DEFINITION

CHAN	V	I	MODE	FCT
SMU1	VF	IF	I	VAR1
SMU2	V1	I1	I	CONST
SMU3	V	I	COM	CONST
SMU4	V2	I2	I	CONST
Vs 1	VSUB		V	CONST
Vs 2			V	
Vm 1	V2			
Vm 2	V1			
USER FCTN				
1				
2	RS	$(RS)=(V1-V2)$	$*4.532 / IF$	

SOURCE SET UP

	VAR 1	VAR 2
NAME	IF	
SWEEP MODE	LINEAR	
START	0	
STOP	10.00 mA	
STEP	100.0uA	
NO. OF STEP	101	
COMPLIANCE	20.00V	
CONSTANT		
VS I GOM I	0	105 mA 10V
VSUB V COM	5.000 V 0	105 mA
I2 I	0	10V


DISPLAY MODE: GRAPHICS

	X axis	Y1 axis	Y2 axis
NAME	IF	VF	RS
SCL	LINEAR	LINEAR	LINEAR
MIN	0	0	0
MAX	10.0mA	2.0 V	200 ohms


APPENDIX C

Process Simulation Files


(CID) : INITIAL GRID FOR DEVICE




PMOS AFTER CHANNEL STOP IMPLANT




INDUCED STRESS IN SUBSTRATE AND OXIDE




CONTOURS OF PRESSURE




PWELL CMOS: INITIAL GRID FOR NMOS DEVICE




NMOS AFTER CHANNEL STOP IMPLANT




AFTER NMOS VT IMPLANT




AFTER N+SOURCE/DRAIN IMPLANT




FINAL NMOS STRUCTURE




IMPLANT PROFILE 1e15




FINAL STRUCTURE




IMPLANT PROFILE 2e15




FINAL STRUCTURE




P-WELL CMOS: INITIAL GRID FOR PMOS DEVICE




PMOS AFTER CHANNEL STOP IMPLANT




AFTER P+SOURCE/DRAIN IMPLANT




AFTER P+SOURCE/DRAIN IMPLANT




FINAL STRUCTURE




NMOS I_D vs V_D for $V_g=1-5V$ & $V_{ds}=1$ to $5V$




Gate Characteristics for $V_{ds}=0.1$




NMOS ID vs VG for $Q_t=5e10$ and $V_{ds}=0.1$




NMOS ID vs VG for $Q_t=1e11$ and $V_{ds}=0.1$



NMOS ID vs VG for $Q_t=3e11$ and $V_{ds}=0.1$



PMOS ID-VG for $V_d = -0.1$ and $Q_t = 3e11$



```

$ Pwell CMOS process
$
$
$
$
$
$ Mask data file "mmos.ttl"
$
$
$ MASK IN.FILE=mmos.ttl PRINT
$
$ Set Display to X-windows
OPTION DEVICE=X
$
$ Set up grid and initialize structure
$
$
$
$ LINE X LOCATION=0 SPACING=0.5
$ LINE X LOCATION=0.5 SPACING=0.1
$ LINE X LOCATION=1.5 SPACING=0.2
$ LINE X LOCATION=5 SPACING=0.2
$
$ SET INITIAL Y GRID SPACING
$
$ LINE Y LOCATION=0 SPACING=0.1
$ LINE Y LOCATION=0.5 SPACING=0.2
$ LINE Y LOCATION=1.5 SPACING=0.25
$ LINE Y LOCATION=4 SPACING=0.2
$
$
$ DEFINE g1 1.0
$ GRID.FAC=g1
$
$ Start of Processing
$ Substrate water N.type <110> 5-15 Ohm-cm 110 Ohm-cm used
$
$ INITIALIZE RATIO=1.5 <110> ROT.SIZE=0.0 PROCFER=1e5
$
$
$ SELECT TOOLS= Pwell CMOS INITIAL GRID FOR CMOS DEVICE
$ PLOC.2D X.MIN=0 X.MAX=1 Y.MIN=0 Y.MAX=6 SCALE "CLEAN X.SIZE=1.4 -
$ Y.SIZE=0.25 X.OFFSET=1.0 Y.OFFSET=1.0 C.SIZE=1.4 L.BOUND=0 C.BOUND=1
$ GRID.L.GRID=0 C.GRID=1
$
$
$ STEP 1 YD11 SCRIBE
$
$ STEP 2 D111 477 PADDE
$
$ STEP 3 C111 RCA CLEAN
$
$ STEP 4 OX04 WET OXIDE
$
$ (START SOAK AT 1050 C)
$
$ DIFFUSION TIME=4 TEMPERAT=900 INERT
$ DIFFUSION TIME=9.5 TEMPERAT=900 T.FINAL=1050 INERT
$ DIFFUSION TIME=5 TEMPERAT=1050 T.FINAL=1100 WET02
$ DIFFUSION TIME=48.5 TEMPERAT=1100 WET01
$ DIFFUSION TIME=10 TEMPERAT=1100 T.FINAL=1100 INERT
$ DIFFUSION TIME=4 TEMPERAT=1100 INERT

```

```

$ DIFFUSION TIME=60 TEMPERAT=810 INERT
$
$
$ STEP 14 PH01 PHOTOLITH (ACTIVE)
$
$ DEPOSITION PHOTORES POSITIVE THICKNES=1.05 SPACES=2
$ EXPOSE MASK=ACTIVE
$ DEVELOP
$
$
$ STEP 15 ET09 NITRIDE (PRE-FIELD)
$
$ ETCH NITRIDE TRAPEZ01
$
$
$ STEP 16 ET07 STRIP
$
$ ETCH PHOTORES ALL
$
$
$ STEP 17 PH03 PHOTOLITH (FIELD THRESHOLD VT)
$
$ DEPOSITION PHOTORES POSITIVE THICKNES=1.05 SPACES=4
$ EXPOSE MASK=CMANSTP
$ DEVELOP
$
$
$ STEP 18 IM01 IMPLANT (P IMPLANT)
$
$ IMPLANT BORON DOSE=6e13 ENERGY=100 PEARSON RF.EFF
$
$ SELECT Z=LOGS(BORON) TITLE="MMOS AFTER CHANNEL STOP IMPLANT"
$ PLOC.2D X.MIN=0 X.MAX=6 Y.MIN=0 Y.MAX=6 SCALE X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=1.0 -
$ Y.OFFSET=2.0 C.SIZE=0.4 L.BOUND=0 C.BOUND=1
$ COLOR COLOR=6 PHOTORES
$ COLOR COLOR=3 NITRIDE
$ COLOR COLOR=5 OXIDE
$ FOREACH
$ CONTOUR VALUE=20 STEP 1
$ CONTOUR VALUE=15 LINE.TYP=2 COLOR=1
$ CONTOUR VALUE=16 LINE.TYP=2 COLOR=1
$ CONTOUR VALUE=17 LINE.TYP=2 COLOR=1
$ CONTOUR VALUE=18 LINE.TYP=2 COLOR=1
$ CONTOUR VALUE=19 LINE.TYP=2 COLOR=1
$ CONTOUR VALUE=20 LINE.TYP=2 COLOR=1
$ ENDO
$ LABEL LABEL=PHOTORESIST "CM X=1 Y=3 COLOR=1 LEFT SIZE=0.25 RECTANGL -
$ C.RECTAN=6 W.RECTAN=5 H.RECTAN=5
$ LABEL LABEL=NITRIDE "CM X=1 Y=5 COLOR=3 LEFT SIZE=0.25 RECTANGL -
$ C.RECTAN=3 W.RECTAN=5 H.RECTAN=5
$ LABEL LABEL=OXIDE "CM X=1 Y=4 COLOR=4 LEFT SIZE=0.25 RECTANGL -
$ W.RECTAN=5 H.RECTAN=5
$ LABEL LABEL="BORON CONTOURS: 1e15 1e11" "CM X=1 Y=4.5 COLOR=1 LEFT -
$ SIZE=0.25 LINE.TYP=2 C.LINE=9 LENGTH=1.0
$ LABEL LABEL="PAD OXIDE THICKNESS IS @padox MICRONS" "CM X=1 Y=5 COLOR=1 LEFT -
$ SIZE=0.25
$
$
$ STEP 19 ET07 STRIP
$
$ ETCH PHOTORES ALL

```

```

$
$
$ STEP 5 PH02 PHOTOLITH (WELL IMPLANT LEVEL 1)
$
$ DEPOSITION PHOTORES POSITIVE THICKNES=1.05 SPACES=2
$ EXPOSE MASK=PWELL
$ DEVELOP
$
$ STEP 6 ET06 OXIDE ETCH
$
$ ETCH OXIDE TRAPEZ02
$
$ STEP 7 IM01 IMPLANT PWELL
$
$ IMPLANT BORON DOSE=4e12 ENERGY=50 PEARSON RF.EFF
$
$ SAVEFILE OUT.FILE=mmoswimp SCALE=1.0
$
$ STEP 8 ET00 STRIP
$
$ ETCH PHOTORES ALL
$
$ STEP 9 C111 RCA CLEAN
$
$ STEP 10 OX06 DRY OXIDE (WELL DRIVE)
$
$ (START SOAK AT 1115 C)
$
$ DIFFUSION TIME=4 TEMPERAT=900 INERT
$ DIFFUSION TIME=10.75 TEMPERAT=900 T.FINAL=1115 INERT
$ DIFFUSION TIME=5 TEMPERAT=1115 T.FINAL=1115 DRY02
$ DIFFUSION TIME=509.5 TEMPERAT=1115 DRY01
$ DIFFUSION TIME=900 TEMPERAT=1115 INERT
$ DIFFUSION TIME=10 TEMPERAT=1100 T.FINAL=1100 INERT
$ DIFFUSION TIME=4 TEMPERAT=1100 INERT
$ EXTRACT X=1.0 OXIDE AREA EXT NAME=walldex
$
$ SAVEFILE OUT.FILE=mmoswldex SCALE=1.0
$
$ STEP 11 ET06 OXIDE ETCH (POST WELL DRIVE)
$
$ ETCH OXIDE ALL
$
$
$ STEP 12 OX06 DRY OXIDE PAD OXIDE
$
$ (START SOAK AT 1115 C)
$
$ DIFFUSION TIME=4 TEMPERAT=900 INERT
$ DIFFUSION TIME=9.5 TEMPERAT=900 T.FINAL=1050 DRY02
$ DIFFUSION TIME=5 TEMPERAT=1050 T.FINAL=1115 DRY01
$ DIFFUSION TIME=6 TEMPERAT=1100 DRY02
$ DIFFUSION TIME=10 TEMPERAT=1100 T.FINAL=1100 INERT
$ DIFFUSION TIME=4 TEMPERAT=1100 INERT
$ EXTRACT X=2.0 OXIDE AREA EXT NAME=padox
$
$
$ STEP 13 OX01 CVD NITRIDE
$
$ DEPOSITION NITRIDE THICKNES=0.15 SPACES=2

```

```

$
$
$ STEP 20 ET06 OXIDE ETCH
$
$ ETCH OXIDE TRAPEZ01
$
$
$ STEP 21 C101 RCA CLEAN
$
$
$ STEP 22 OX04 WET OXIDE (FIELD OXIDE)
$
$ (START SOAK AT 1050 C)
$
$ METHOD VISCOUS GRID.OXI=4 INIT=C.2
$ DIFFUSION TIME=4 TEMPERAT=900 DRY02
$ DIFFUSION TIME=5.5 TEMPERAT=900 T.FINAL=1050 DRY01
$ DIFFUSION TIME=5 TEMPERAT=1050 T.FINAL=1100 WET02
$ DIFFUSION TIME=209.5 TEMPERAT=1100 WET01
$ DIFFUSION TIME=10 TEMPERAT=1100 T.FINAL=1100 INERT
$ DIFFUSION TIME=4 TEMPERAT=1100 INERT
$ EXTRACT X=4.5 OXIDE AREA EXT NAME=fieldox
$
$ SAVEFILE OUT.FILE=mmosdax SCALE=1.0
$
$
$ STEP 23 ET05 NITRIDE (POST FIELD NITRIDE ETCH)
$
$ ETCH NITRIDE ALL
$
$
$ STEP 14 ET06 OXIDE ETCH
$
$ ETCH OXIDE TRAPEZ01 THICKNES=0.10
$
$
$ STEP 25 C101 RCA CLEAN
$
$
$ STEP 16 OX04 WET OXIDE KILL OXIDE
$
$ DIFFUSION TIME=4 TEMPERAT=500 INERT
$ DIFFUSION TIME=46 TEMPERAT=900 WET02
$ DIFFUSION TIME=4 TEMPERAT=505 INERT
$ EXTRACT X=2.0 OXIDE AREA EXT NAME=killox
$
$
$ STEP 27 IM01 IMPLANT (PMOS VT IMPLANT)
$
$ IMPLANT BORON DOSE=1e11 ENERGY=60 PEARSON RF.EFF
$
$
$ STEP 28 PH03 PHOTOLITH (NMOS VT IMPLANT)
$
$ DEPOSITION PHOTORES POSITIVE THICKNES=1.05 SPACES=2.0
$ EXPOSE MASK=NMOSVT
$ DEVELOP
$
$
$ STEP 25 IM01 IMPLANT (NMOS VT IMPLANT)

```



```

$ PWell CMOS process
$
$
$
$
$ Mask data file "locos.tlc"
$
$ MASK IN.FILE=locos.tlc PRINT
$
$ Set Display to X-windows
OPTION DEVICE=X
$
$ Set up grid and initialize structure
$
$
LINE X LOCATION=0 SPACING=0.5
LINE X LOCATION=0.5 SPACING=0.1
LINE X LOCATION=2 SPACING=0.1
$ LINE X LOCATION=3 SPACING=0.2
$ LINE X LOCATION=4 SPACING=2
$ LINE X LOCATION=6 SPACING=2
$ LINE X LOCATION=8 SPACING=0.2
$ LINE X LOCATION=9 SPACING=0.1
$ LINE X LOCATION=10 SPACING=0.2
$ LINE X LOCATION=11 SPACING=0.1
$ LINE X LOCATION=12 SPACING=1.0
$
$
$ SET INITIAL Y GRID SPACING
$
LINE Y LOCATION=1 SPACING=0.1
LINE Y LOCATION=1 SPACING=0.1
LINE Y LOCATION=3 SPACING=0.25
LINE Y LOCATION=4 SPACING=0.2
$
$ Eliminate X columns in X grid
$
$ Eliminate initial y columns in y grid
$
$ ELIMINATE ROWS X.MIN=1 X.MAX=11 Y.MIN=2.5 Y.MAX=4
$ ELIMINATE ROWS X.MIN=1 X.MAX=2 Y.MIN=4 Y.MAX=6
$ ELIMINATE ROWS X.MIN=1 X.MAX=11 Y.MIN=6 Y.MAX=8
$
$ DEFINE GRID
MESH GRID.FAC=60
$
$ Start of Processing
$ Substrate water N-type, <math>100\Omega</math>, 5-15 Ohm-cm 10 Ohm-cm used
$
INITIALIZE RATIO=1.5 <math>e100\Omega</math> ROT.SUB=0.0 PHOSPHOR=1e15
$
$
SELECT TITLE="F-Well CMOS (C1) : INITIAL GRID FOR DEVICE"
PLOT 20 X.MIN=1 X.MAX=11 Y.MIN=1 Y.MAX=8 SCALE X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2.0 Y.OFFSET=1.0 C.RECTAN=1 C.RECTAN=2 C.GRID=1 C.GRID=1
$

```

```

$ STEP 1 1000 SCRIBE
$
$ STEP 2 DECC 4PT PROBE
$
$ STEP 3 CLOC RCA CLEAN
$
$ STEP 4 OX04 NET OXIDE
$
$ (START SOAK AT 1050 C)
$
DIFFUSION TIME=4 TEMPERAT=500 INERT
DIFFUSION TIME=5.5 TEMPERAT=900 T.FINAL=1050 INERT
DIFFUSION TIME=5 TEMPERAT=1050 T.FINAL=1050 WET02
DIFFUSION TIME=48.5 TEMPERAT=1000 WET02
DIFFUSION TIME=10 TEMPERAT=1100 T.FINAL=1000 INERT
DIFFUSION TIME=4 TEMPERAT=1000 INERT
$
$
$ STEP 4 PH03 PHOTOLITH (WELL IMPLANT LEVEL 1)
$
DEPOSITION PHOTORES POSITIVE THICKNESS=1.05 SPACES=2
EXPOSE MASY=PWELL
DEVELOP
$
$ STEP 6 ET04 OXIDE ETCH
$
ETCH OXIDE TRAPEZ01
$
$ STEP 7 IM01 IMPLANT (WELL)
$
IMPLANT BORON DOSE=6e12 ENERGY=100 PEARSON RE.EFF
$
$ STEP 8 ET07 STRIP
$
ETCH PHOTORES ALL
$
$ STEP 9 CLOC RCA CLEAN
$
$ STEP 10 OX04 DRY OXIDE (WELL DRIVE)
$
$ (START SOAK AT 1050 C)
$
DIFFUSION TIME=4 TEMPERAT=900 INERT
DIFFUSION TIME=11.75 TEMPERAT=900 T.FINAL=1115 INERT
DIFFUSION TIME=5 TEMPERAT=1115 T.FINAL=1125 DRY02
DIFFUSION TIME=50.5 TEMPERAT=1125 DRY01
DIFFUSION TIME=720 TEMPERAT=1125 INERT
DIFFUSION TIME=10 TEMPERAT=1100 T.FINAL=1000 INERT
DIFFUSION TIME=4 TEMPERAT=1000 INERT
$
$
$ STEP 11 ET06 OXIDE ETCH (POST WELL DRIVE)
$
ETCH OXIDE ALL
$
$
$ STEP 12 OX05 DRY OXIDE (PAD OXIDE)
$
$ (START SOAK AT 1050

```

```

$
DIFFUSION TIME=4 TEMPERAT=900 INERT
DIFFUSION TIME=9.5 TEMPERAT=900 T.FINAL=1050 DRY02
DIFFUSION TIME=5 TEMPERAT=1090 T.FINAL=1100 DRY02
DIFFUSION TIME=8 TEMPERAT=1100 DRY02
DIFFUSION TIME=10 TEMPERAT=1100 T.FINAL=1000 INERT
DIFFUSION TIME=4 TEMPERAT=1000 INERT
$
$
$ STEP 13 CV02 CVD NITRIDE
$
DEPOSITION NITRIDE THICKNESS=.15 SPACES=2
DIFFUSION TIME=60 TEMPERAT=610 INERT
$
$
$ STEP 14 PH03 PHOTOLITH (ACTIVE)
$
DEPOSITION PHOTORES POSITIVE THICKNESS=1.05 SPACES=2
EXPOSE MASY=ACTIVE
DEVELOP
$
$
$ STEP 15 ET08 NITRIDE (PRE-FIELD)
$
ETCH NITRIDE TRAPEZ01
$
$
$ STEP 16 ET07 STRIP
$
ETCH PHOTORES ALL
$
$
$ STEP 17 PH03 PHOTOLITH (FIELD THRESHOLD VT)
$
DEPOSITION PHOTORES POSITIVE THICKNESS=1.05 SPACES=4
EXPOSE MASY=CHANSTP
DEVELOP
$
$
$ STEP 18 IM02 IMPLANT (P IMPLANT)
$
IMPLANT BORON DOSE=6e13 ENERGY=100 PEARSON RE.EFF
$
SELECT Z=10e10 BORON TITLE="PH03 AFTER CHANNEL STOP IMPLANT"
PLOT 20 X.MIN=1 X.MAX=6 Y.MIN=6 SCALE X.SIZE=0.25 Y.SIZE=0.25 X.OFFSET=2.0 Y.OFFSET=1.0 T.SIZE=0.4 L.BOUND=1 C.BOUND=1
COLOR COLOR=6 PHOTORES
COLOR COLOR=3 NITRIDE
COLOR COLOR=5 OXIDE
COLOR MIN.V=25 MAX.V=20 COLOR=7
FOREACH X=5 TO DO STEP 17
CONTOUR VALUE=15 LINE.TYP=2 COLOR=1
CONTOUR VALUE=16 LINE.TYP=2 COLOR=1
CONTOUR VALUE=17 LINE.TYP=2 COLOR=1
CONTOUR VALUE=18 LINE.TYP=2 COLOR=1
CONTOUR VALUE=19 LINE.TYP=2 COLOR=1
CONTOUR VALUE=20 LINE.TYP=2 COLOR=1
END
LABEL LABEL=PHOTORESIST "CM X=1 Y=4 COLOR=1 LEFT SIZE=0.15 RECTAN01
C.RECTAN=6 W.RECTAN= 5 H.RECTAN= 5
$
$
$ STEP 19 ET07 STRIP
$
ETCH PHOTORES ALL
$
$
$ STEP 20 ET06 OXIDE ETCH
$
ETCH OXIDE TRAPEZ01
$
$
$ STEP 21 CLOC RCA CLEAN
$
$
$ STEP 22 OX04 NET OXIDE (FIELD OXIDE)
$
$ (START SOAK AT 1050 C)
$
METHOD VISITOUS GRID.OXI=4 INIT=0.2
DIFFUSION TIME=4 TEMPERAT=900 DRY02
DIFFUSION TIME=5.5 TEMPERAT=900 T.FINAL=1050 DRY02
DIFFUSION TIME=5 TEMPERAT=1050 T.FINAL=1100 WET02
DIFFUSION TIME=205.5 TEMPERAT=1100 WET02
DIFFUSION TIME=10 TEMPERAT=1100 T.FINAL=1100 INERT
DIFFUSION TIME=4 TEMPERAT=1000 INERT
$
$
$ CALCULATE THE STRESS IN THE SILICON SUBSTRATE
$
METHOD SWEEP.SOL
DIFFUSION TIME=12=6 TEMP=1100 WET02
SAVEFILE OUT.FILE=locosstress.log
$
SELECT TITLE="LOCOS INDUCE STRESS IN SUBSTRATE AND OXIDE"
PLOT 20 SCALE STRESS WLENG=0.35 X.MIN=0 X.MAX=1 Y.MAX=2.5 C.COMPR=4 C.TENSIO=1 L.TENSIO=2
$
$
SELECT TITLE="CONTOURS OF PRESSURE"
PLOT 20 SCALE X.MIN=1 X.MAX=6 Y.MAX=8
COLOR NITRIDE COLOR=3
SELECT Z=10 C.SP.SXX=500
CONTOUR VALUE=1e3 LINE=1 COLOR=10
CONTOUR VALUE=5e7 LINE=2 COLOR=11
CONTOUR VALUE=1e4 LINE=3 COLOR=12
CONTOUR VALUE=5e4 LINE=4 COLOR=13
CONTOUR VALUE=1e5 LINE=5 COLOR=14
CONTOUR VALUE=5e5 LINE=6 COLOR=15
CONTOUR VALUE=1e6 LINE=7 COLOR=16
CONTOUR VALUE=1e7 LINE=8 COLOR=16
CONTOUR VALUE=5e7 LINE=10 COLOR=16
SELECT 8-Y
PLOT 20 SILICON /OXIDE

```

```
$
LABEL X=6 Y=0.55 LABEL="1E3" LINE.TYP=1 C.LINE=10 LENGTH=1.0
LABEL X=6 Y=0.75 LABEL="5E3" LINE.TYP=2 C.LINE=11 LENGTH=1.0
LABEL X=6 Y=0.95 LABEL="5E4" LINE.TYP=4 C.LINE=13 LENGTH=1.0
LABEL X=6 Y=0.95 LABEL="5E5" LINE.TYP=6 C.LINE=15 LENGTH=1.0
LABEL X=6 Y=1.55 LABEL="5E6" LINE.TYP=8 C.LINE=17 LENGTH=1.0
LABEL X=6 Y=2.15 LABEL="5E7" LINE.TYP=10 C.LINE=19 LENGTH=1.0
LABEL X=6 Y=2.65 LABEL="1.E8" LINE.TYP=7 C.LINE=4 LENGTH=1.0
LABEL X=6 Y=3.25 LABEL="2.0E8" LINE.TYP=10 C.LINE=4 LENGTH=1.0
$
SELECT E=Y
PRINT,1E SILICON /OXIDE
$
$
$ END OF PROCESSING
$
SAVEFILE OUT.FILE=locos50C
STOP
```

```

TL1 0001
/ These will be user-generated comments.
/
** ..... LORENZO .....
** Mask layout file for 1-dimensional data
** .....
1.000000E-03
0 5000
10
PWELL 0
ACTIVE 1
CHANSTF 0 4500
NMOSVT 0 4500
POLY1 0 1
POLY2 0 1000
P-S/D 0 5000
N-S/D 0 4000 5000
CONTACT 0 2000
METALL 1750 3250

```

NMOS

```

TL1 0001
/ These will be user-generated comments.
/
** ..... LORENZO .....
** Mask layout file for 1-dimensional data
** .....
1.000000E-03
0 5000
10
PWELL 0 5000
ACTIVE 0 4500
CHANSTF 0 5000
NMOSVT 0 5000
POLY1 0 1000
POLY2 0 1000
P-S/D 0 1000
N-S/D 0 5000
CONTACT 0 1000
METALL 1750 3250

```

Pmos

```

TL1 0001
/ These will be user-generated comments.
/
** ..... LORENZO .....
** Mask layout file for 1-dimensional data
** .....
1.000000E-03
0 5000
10
PWELL 0 5000
ACTIVE 0 4500
CHANSTF 0 5000
NMOSVT 0 5000
POLY1 0 1000
POLY2 0 1000
P-S/D 0 1000
N-S/D 0 5000
CONTACT 0 1000
METALL 1750 3250

```

Pmos Edge

```

TL1 0001
/ These will be user-generated comments.
/
** ..... LORENZO .....
** Mask layout file for 1-dimensional data
** .....
1.000000E-03
0 2600
3
PWELL 0
ACTIVE 0 1500
CHANSTF 0 1500

```

LOCOS

```

$
$ T-SUPREM4/MELICE INTERFACE FOR NMOS
$
$
$ MESH IN.FILE=nmos.txt TSUPREM4 ELEC.BOT Y.MAX=2.5
$
$ INTERFACE S.N=0.0 S.P=C.0 QF=3e11 N.ACCEPT=C.0 P.ACCEPT=D.0 N.DENOM=C.0 P.DONO
$
$ SYM8 CARRIERS=0
$ METHOD ICCG DAMPED
$ SOLVE V1=0
$ SYM8 CARRIERS=1 NEWTON ELECTRON
$ LOG IVFILE=nmos1vc
$ SOLVE V2=1 ELEC=2 VSTEP=1.25 NSTEP=10
$
$
$ SYM8 CARRIERS=1
$ METHOD ICCG DAMPED
$ SOLVE V1=1
$ SYM8 CARRIERS=1 NEWTON ELECTRON
$ LOG IVFILE=nmos1v1
$ SOLVE V2=0 ELEC=2 VSTEP=0.1 NSTEP=10
$ SOLVE V2=1 ELEC=2 VSTEP=0.2 NSTEP=20
$
$
$ SYM8 CARRIERS=1
$ METHOD ICCG DAMPED
$ SOLVE V1=1
$ SYM8 CARRIERS=1 NEWTON ELECTRON
$ LOG IVFILE=nmos1v2
$ SOLVE V2=0 ELEC=2 VSTEP=0.1 NSTEP=10
$
$
$ SYM8 CARRIERS=1
$ METHOD ICCG DAMPED
$ SOLVE V1=1
$ SYM8 CARRIERS=1 NEWTON ELECTRON
$ LOG IVFILE=nmos1v4
$ SOLVE V2=0 ELEC=2 VSTEP=C.1 NSTEP=50
$
$
$ SYM8 CARRIERS=1
$ METHOD ICCG DAMPED
$ SOLVE V1=4
$ SYM8 CARRIERS=1 NEWTON ELECTRON
$ LOG IVFILE=nmos1v4
$ SOLVE V2=0 ELEC=2 VSTEP=C.1 NSTEP=50
$
$
$ SYM8 CARRIERS=1
$ METHOD ICCG DAMPED
$ SOLVE V1=5
$ SYM8 CARRIERS=1 NEWTON ELECTRON
$ LOG IVFILE=nmos1v5
$ SOLVE V2=0 ELEC=2 VSTEP=C.1 NSTEP=50
$ PLOT Ide vs Vds
$
$
$ PLOT ID X.AXIS=V1 Y.AXIS=I2 IN FILE=nmos1v2 T.SIZE=0.4 X.SIZE=C.25
Y.SIZE=C.25 UNCHANGE "CLEAR SYMBOL=2 C.SIZE=C.25 LINE.TYP=1 COLOR=1
$
$
$ PLOT ID X.AXIS=V2 Y.AXIS=I2 IN FILE=nmos1v3 T.SIZE=0.4 X.SIZE=C.25
Y.SIZE=C.25 UNCHANGE "CLEAR SYMBOL=3 C.SIZE=C.25 LINE.TYP=1 COLOR=1
$
$
$ PLOT ID X.AXIS=V2 Y.AXIS=I2 IN FILE=nmos1v4 T.SIZE=0.4 X.SIZE=C.25
Y.SIZE=C.25 UNCHANGE "CLEAR SYMBOL=4 C.SIZE=C.25 LINE.TYP=1 COLOR=1
$
$
$ PLOT ID X.AXIS=V2 Y.AXIS=I2 IN FILE=nmos1v5 T.SIZE=0.4 X.SIZE=C.25
Y.SIZE=C.25 UNCHANGE "CLEAR SYMBOL=5 C.SIZE=C.25 LINE.TYP=1 COLOR=1
$
$
$ STOP

```

```

$
$ T-SUPREM4/MEDICI INTERFACE FOR NMOS
$
$
$
$ MESH IN.FILE=nmos.str TSUPREM4 ELEC.BOT Y.MAX=2.5
$
$ INTERFACE S.N=0.0 S.P=0.0 QF=3e11 N.ACCEPT=0.0 P.ACCEPT=0.0 N.DONOR=0.0 -
P.DONOR=0.0
$
$ SYMB NEWTON CARRIERS=1 ELECTRONS
$
$ LOG IVFILE=nmoslog
$
$ Vds=0.2 then ramp gate to 5V
$
$ SOLVE V2=1
$ SOLVE V1=1 ELEC=1 VSTEP=.2 NSTEP=10
$
$
$ EXTRACT MOS.PARA DRAIN=2 GATE=1 IN FILE=nmoslog
$
$ PLOT IDs vs Vgs
$
$ PLOT ID Y.AXIS=ID X.AXIS=V1 IN FILE=nmoslog prints color=1
* TITLE='NMOS ID vs V1 for Qf=3e11 and Vds=0.1'
$
$ STOP

```

```

$
$ T-SUPREM4/MEDICI INTERFACE FOR NMOS
$
$
$
$ MESH IN.FILE=pmos.str TSUPREM4 ELEC.BOT Y.MAX=2.5
$
$ INTERFACE S.N=0.0 S.P=0.0 QF=3e11 N.ACCEPT=0.0 P.ACCEPT=0.0 N.DONOR=0.0 P.DONOR=0.0
$
$ SYMB CARRIERS=0
$ METHOD ICCG DAMPED
$ SOLVE V1=1
$ SYMB CARRIERS=1 NEWTON hole
$ LOG IVFILE=pmosiv1
$ SOLVE V2=1 ELEC=2 VSTEP=0.1 NSTEP=10
$ SOLVE V3=1 ELEC=2 VSTEP=0.2 NSTEP=20
$
$
$ PLOT ID X.AXIS=V1 Y.AXIS=I1 IN FILE=pmosiv1 LEFT=5 RIGHT=0 BOTTOM=0.0 *
X.OFFSET=1.0 Y.OFFSET=2.0 TITLE='PMOS ID vs V1 for Vg=1V and Vds=1 to 5V' *
* T.SIZE=0.4 X.SIZE=0.25 Y.SIZE=0.25 SYMBOL=0 C.SIZE=0.25 LINE.TYP=0 COLOR=1
$
$ STOP

```

```

$
$ T-SUPREM4/MEDICI INTERFACE FOR PMOS
$
$
$
$ MESH TSUPREM4 ELEC.BOT Y.TOLER=0 Y.MAX=2.5 IN FILE=pmos2.str RECTANG
$
$ INTERFACE S.N=0.0 S.P=0.0 QF=3e11 N.ACCEPT=0.0 P.ACCEPT=0.0 N.DONOR=0.0 -
P.DONOR=0.0
$
$ CONTACT NUMBER=1 N.POLYS
$
$
$ SYMBOLIC GUMMEL CARRIERS=2
$
$ SOLVE V1=0 V2=1
$
$ SYMBOLIC GUMMEL CARRIERS=1 HOLES PRINT
$
$ LOG IVFILE=pmos2log
$
$ Vds=1 then ramp gate to -5V
$
$ SOLVE V1=0 V2=1 ELECT=2 VSTEP=-0.1 NSTEP=50
$
$
$ EXTRACT MOS.PARA DRAIN=2 GATE=1 IN FILE=pmos2log
$
$ PLOT Ids vs Vgs
$
$ PLOT ID X.AXIS=V1 Y.AXIS=I1 IN FILE=pmos2log LEFT=0 RIGHT=6 BOTTOM=0.0 *
X.OFFSET=1.0 Y.OFFSET=4.0 TITLE='PMOS ID vs V1 for Vd=-1 and G=3e11' T.SIZE=1.4
X.SIZE=0.25 Y.SIZE=0.25 PRINTS C.SIZE=0.25 LINE.TYP=0 COLOR=1
$
$ STOP


```

APPENDIX D

Parameter Measurements


***** GRAPHICS PLOT *****
 P+ VANDERPAUW WAFER #D11

Variables:
 V_F -Ch1
 Linear sweep
 Start .0000V
 Stop -10.0000V
 Step -.10000V
 Constants:
 I1 -Ch2 .000 A
 V -Ch3 .00000V
 I2 -Ch4 .000 A



RC (RC) = (V2-V1)/IF
 RS (RS) = (V1-V2)*4.532/IF

***** GRAPHICS PLOT *****
 MIKE'S P W E L L C M O S




Variables:
 VF -Ch1
 Linear sweep
 Start .0000V
 Stop -10.000V
 Step -.1000V

Constants:
 I1 .000 A
 V .000V
 I2 .000 A

RC = (V2-V1)/IF
 RB = (V1-V2)*4.582/IF


***** GRAPHICS PLOT *****
 MIKE'S P WELL CMOS



Variables:
 V1 -Ch1
 Linear sweep
 Start .0000V
 Stop -10.000V
 Step -.1000V

Constants:
 I1 .000 A
 V -Ch3 .000V
 I2 -Ch4 .000 A

***** GRAPHICS PLOT *****
 N+ VANDERPAUW WAFER#11



Variables:
 VF -Ch1
 Linear sweep
 Start .0000V
 Stop 20.0000V
 Step .10000V


Constants:
 I1 .000 A
 V -Ch2 .0000V
 I2 -Ch3 .0000V
 -Ch4 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.522/IF

+

***** GRAPHICS PLOT *****
 N+ VANDERPAUW WAFER#11


Variables:
 VF -Ch1
 Linear sweep .0000V
 Start 20.000V
 Stop .2000V
 Constantes:
 I1 .000 A
 V -Ch2 .0000V
 I2 -Ch3 .000 A
 -Ch4 .000 A



RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.522/IF

+

***** GRAPHICS PLOT *****
 N+ VANDERPAUW WAFER#11



Variables:
 VF -Ch1
 Linear sweep .0000V
 Start 20.000V
 Stop .2000V


Constants:
 I1 .000 A
 V -Ch3 .0000V
 I2 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.532/IF

***** GRAPHICS PLOT *****


N+ VANDERPAUW WAFER#11

Variables:
 VF -Ch1
 Linear sweep .0000V
 Start 20.0000V
 Step .2000V
 Constants:
 I1 .000 A
 V -Ch2 .0000V
 I2 -Ch4 .000 A



RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*A, 532/IF

***** GRAPHICS PLOT *****
 N+ POLY VANDERPAUW WAF#11




Variables
 VF -Ch1
 Linear sweep
 Start .0000V
 Stop 10.000V
 Step .1000V

Constants
 11 -Ch2 .000 A
 V -Ch3 .0000V
 12 -Ch4 .000 A

RE (RD - (V2-V1)/IF
 RB (RS - (V2-V1)*4.592/IF

***** GRAPHICS PLOT *****
 N+ POLY VANDERPAUW WAF#11




Variables:
 VF -Ch1
 Linear sweep .0000V
 Start 10.000V
 Step .1000V

Constants:
 I1 .000 A
 V -Ch2 .0000V
 I2 -Ch3 .000 A
 -Ch4 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.522/IF

***** GRAPHICS PLOT *****
 N+ POLY VANDERPAUW WAF#11




Variables:
 VF -Ch1
 Linear sweep
 Start .0000V
 Stop 10.000V
 Step .1000V

Constants:
 I1 .000 A
 V -Ch2
 Y -Ch3
 I2 .000 A

RC = (V2-V1)/IF
 RS = (V2-V1)*4.532/IF

***** GRAPHICS PLOT *****
 N+ POLY VANDERPAUW WAF#11




Variables:
 VF --Ch1
 Linear sweep
 Start .0000V
 Stop 10.000V
 Step .1000V

Constants:
 I1 .000 A
 V --Ch3 .000V
 I2 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.532/IF

***** GRAPHICS PLOT *****
 N+ POLY VANDERPAUW WAF#11




Variables:
 VF -Ch1
 Linear sweep
 Start .0000V
 Stop 10.000V
 Step .1000V

Constants:
 I1 .000 A
 V -Ch3 .0000V
 I2 .000 A

RC (RC) = (V2-V1) / IF
 RB (RB) = (V2-V1) * 4.502 / IF

***** GRAPHICS PLOT *****
P-WELL VANDERPAUW WAFER#11




Variables:
VF -Ch1
Linear sweep
Start .0000V
Stop -10.000V
Step -.1000V

Constants:
I1 .000 A
V -Ch3 .0000V
I2 -Ch4 .000 A

RC = (V2-V1)/IF
RS = (VE-V1)*4.552/IF

***** GRAPHICS PLOT *****
 P-WELL VANDERPAUW WAFER#11




Variables:
 VF -Ch1
 Linear sweep .0000V
 Start -10.000V
 Stop - .1000V

Constants:
 I1 .000 A
 V -Ch2 .0000V
 I2 -Ch3 .000 A
 -Ch4 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.592/IF

***** GRAPHICS PLOT *****
P-WELL VANDERPAUW WAFER#11




Variables:
VF -Ch1
Linear sweep .0000V
Start -20.000V
Stop - .1000V

Constants:
I1 .000 A
V -Ch2 .000V
I2 -Ch3 .000 A
-CH4 .000 A

RC (RC) = (V2-V1)/IF
RS (RS) = (V2-V1)*A.592/IF

***** GRAPHICS PLOT *****
P-WELL VANDERPAUW WAFER#11




Variables:
VF -Ch1
Linear sweep
Start .0000V
Stop -10.0000V
Step -.1000V

Constants:
I1 .000 A
Y -Ch2 .0000V
I2 -Ch4 .000 A

RC (RC) = (V2-V1)/IF
RS (RS) = (V2-V1) * 4.522/IF

***** GRAPHICS PLOT *****
 METAL VANDERPAUW WAFER#11




Variable1
 VF -Ch1
 Linear sweep
 Start .0000V
 Step 1.0000V
 Stop .0100V

Constants:
 I1 .000 A
 V1 .0000V
 I2 .000 A

RC (RC) = (V2-V1) / IF
 RS (RS) = (V2-V1) * 4.532 / IF

***** GRAPHICS PLOT *****
 METAL VANDERPAUW WAFER#11



Variables:
 VF -Ch1
 Linear sweep .0000V
 Start 1.0000V
 Stop .0100V
 Step

Constants:
 I1 -Ch2 .000 A
 V1 -Ch3 .0000V
 I2 -Ch4 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.532/IF

+


+

+

***** GRAPHICS PLOT *****
 METAL VANDERPAUW WAFER#11

Variable1:
 VF -Ch1
 Linear sweep
 Start .0000V
 Stop 1.0000V
 Step .0100V

Constante:
 I1 .000 A
 V -Ch3 .0000V
 I2 -Ch4 .000 A




+

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.532/IF

+

***** GRAPHICS PLOT *****
 METAL VANDERPAUW WAFER#11




Variables:
 VF --Ch1
 Linear sweep .0000V
 Start 1.0000V
 Stop .0100V

Constants:
 I1 --Ch2 .000 A
 V --Ch3 .0000V
 I2 --Ch4 .000 A

RC (RC) = (V2-V1)/IF
 RB (RB) = (V2-V1)*4.522/IF

***** GRAPHICS PLOT *****




Variable1:
 IF -Ch1
 Linear sweep
 Start .000 A
 Stop 10.00mA
 Step 100.0uA

Constants:
 I1 .000 A
 V1 .0000V
 I2 .000 A

GC (GC) = IF/84/(V1-V2)
 RB (RB) = (V1-V2)*4.532/IF

***** GRAPHICS PLOT *****
 METAL-POLY CBKR W#11




Variable:
 IF -Ch1
 Linear sweep
 Start .000 A
 Stop 10.00mA
 Step 100.0uA
 Constant:
 I1 .000 A
 V1 .0000V
 I2 .000 A

CC (CC) = IF/64/(V1-V2)
 RS (RS) = (V1-V2)*4.582/IF

V-1-2-1

***** GRAPHICS PLOT *****
 METAL-POLY CBKR W#11




Variables
 IF -Ch1
 Linear sweep .000 A
 Start 10.00mA
 Stop 100.00A
 Step

Constants
 11 -Ch2 .000 A
 V -Ch3 .0000V
 12 -Ch4 .000 A

GC (GC) = IF/84 / (V1-V2)
 RS (RS) = (V1-V2) * 4.522 / IF

***** GRAPHICS PLOT *****
 METAL-POLY CBKR W#11




Variables:
 IF -Ch1
 Linear sweep .000 A
 Start 10.00mA
 Stop 100.00A

Constants:
 I1 .000 A
 V1 .0000V
 I2 .000 A

GC (GC) = IF/84 / (V1-V2)
 RS (RS) = (V1-V2) * 4.532 / IF

***** GRAPHICS PLOT *****
 METAL-POLY CBKR W#11




Variables:
 IF -Ch1
 Linear sweep .000 A
 Start 10.00mA
 Step 100.00A

Constants:
 I1 .000 A
 V1 .0000V
 I2 .000 A

GC (GC) = IF/64/(V1-V2)
 RS (RS) = (V1-V2)*4.532/IF

***** GRAPHICS PLOT *****
 NMOS 6/32 SUBVT #04




LINE1	GRAD	1/GRAD	Xintercept	Yintercept
LINE2	7.86E+00	1.27E-03	1.80E+00	7.04E-15

Variable1:
 VC -Ch2
 Linear sweep 0000V
 Start 5.0000V
 Stop .0500V
 Step

Variable2:
 VD -Ch3
 Start 1.000V
 Stop 1.000V
 Step .0000V

Constants:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

***** GRAPHICS PLOT *****
 NMOS 6/32 IDVD #04




Variable1:
 VD -CH2
 Linear sweep
 Start 0.000V
 Stop 5.000V
 Step .5000V

Variable2:
 VG -CH2
 Start .0000V
 Stop 4.5000V
 Step .5000V

Constants:
 VS -CH1 : 0.000V
 VB -CH4 : 0.000V

***** GRAPHICS PLOT *****
 NMDS 6/32 IDVD #04




Variable1:
 VD -CH3
 Linear sweep .0000V
 Start 5.0000V
 Stop .1000V

Variable2:
 VG -CH2
 Start 0000V
 Stop 4.5000V
 Step 5000V

Constants:
 VS -CH1 .0000V
 VB -CH4 .0000V

***** GRAPHICS PLOT *****
 NMOS 6/32 IOVD #D4




	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	2.25E-06	445E+03	-75.8E+00	169E-06
LINE2				

Variable1:
 VD -Ch3
 Linear sweep
 Start .0000V
 Stop 5.0000V
 Step .1000V

Variable2:
 VG -Ch2
 Start 3.0000V
 Stop 3.0000V
 Step .0000V

Constants:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

***** GRAPHICS PLOT *****
 NMOS 6/32 IOVD #04




	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	2.57E-06	389E+03	-75.9E+00	195E-06
LINE2				

Variable1:
 VD --Ch3
 Linear sweep
 Start 0.000V
 Stop 5.000V
 Step .1000V

Variable2:
 VG --Ch2
 Start 0.000V
 Stop 0.000V
 Step .000V

Constants:
 VS --Ch1
 VB --Ch4
 .000V
 .000V

***** GRAPHICS PLOT *****
 NMOS 6/32 IDVG #D4



Variable1:
 VG -Ch2
 Linear sweep
 Start .0000V
 Stop 5.0000V
 Step .0500V
 Variable2:
 VD -Ch3
 Start .1000V
 Stop .1000V
 Step -1.0000V
 Constants:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	2.96E-06	337E+03	920E-03	-2.73E-06
LINE2				

GM (/V) = 410 /AVG
 ID5 (/A) = 510


***** GRAPHICS PLOT *****
 NMOS 6/32 IDVG #04

ID (uA) CURSOR (1.1500V : 1.336uA : 1.59E-06)
 MARKER (1.1500V : 1.336uA : 5.91E-06)

Variable1
 VD -Ch2
 Linear sweep
 Start .0000V
 Stop 5.0000V
 Step .0500V

Variable2
 VD -Ch3
 Start .1000V
 Stop .1000V
 Step -.1.0000V

Constantes
 VS -Ch1 .0000V
 VB -Ch4 .0000V




	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	6.58E-06	152E+03	947E-03	-6.23E-06
LINE2				

CH (V) = AID/AVR
 IBS (A) = I11

***** GRAPHICS PLOT *****
 METAL/P-F VANDERPAUW #D4


Variables
 IF -Ch1
 Linear sweep
 Start .000 A
 Stop -50.00mA
 Step -500.0uA

Constants
 I1 .000 A
 V -Ch2
 I2 -Ch3
 -Ch4 .000 A



CC (CC) = IF/84. / (V1-V2)
 RB (RB) = (V1-V2) * 4.532 / IF


***** GRAPHICS PLOT *****
 METAL/P+ VANDERPAUW #04



Variables:
 IP -Ch1
 Linear sweep .000 A
 Start -50.00mA
 Step -500.00A
 Constants:
 I1 .000 A
 V -Ch3 .000V
 I2 -Ch4 .000 A

GC (CC) = IP/54 / (V1-V2)
 RS (RS) = (V1-V2) * 4.522 / IP

***** GRAPHICS PLOT *****
 METAL/N+ CBKR #04




Variables
 IF -Ch1
 Linear sweep .000 A
 Stop 28.00mA
 Step 280.0uA

Constants
 I1 .000 A
 V1 .0000V
 I2 .000 A

GC (CC) = (IF/I1) / (V1-V2)
 RB (RB) = (V1-V2) * 4.532 / IF

***** GRAPHICS PLOT *****
 METAL/N+ CBKR #D4




Variables:
 IF -Ch1
 Linear sweep
 Start .000 A
 Step 25.00mA
 Stop 250.00A

Constants:
 I1 .000 A
 V1 .000V
 I2 .000 A

GC (GC) = (IF/18)/(V1-V2)
 RB (RS) = (V1-V2)*4.593/IF

***** GRAPHICS PLOT *****
 METAL/POLY CBKR #04



Variable1
 IF -Ch1
 Linear sweep
 Start .000 A
 Stop 10.00mA
 Step 100.0uA


Constants
 I1 .000 A
 V .000V
 I2 .000 A

GC (CC) = IF/64/(V1-V2)
 RC (CC) = (V1-V2)/(IF*64)

***** GRAPHICS PLOT *****
 METAL/POLY CBKR #04


Variable:
 IP -Ch1
 Linear sweep
 Start .000 A
 Stop 10.00mA
 Step 100.0uA

Constants:
 I1 .000 A
 Y -CH3 .0000V
 I2 -CH4 .000 A



CC (GC) = IP/BA/(V1-V2)
 RS (RS) = (V1-V2)*4.582/IF

***** GRAPHICS PLOT *****
 P+ S/D VANDERPAUW #04




Variables:
 IF -Ch1
 Linear sweep .000 A
 Stop -10.000mA
 Step -100.000A

Constants:
 I1 .000 A
 V -Ch2 .0000V
 I2 -Ch4 .000 A

NC (RC) = (V2-V1)/IF
 RS (RS) = (V1-V2)/IF

***** GRAPHICS PLOT *****
 P+S/D VANDERPAUW #D4




Variables:
 IF -Ch1
 Linear sweep
 Start .000 A
 Stop -10.00mA
 Step -100.0uA

Constants:
 I1 .000 A
 Y -Ch2
 V -Ch3
 I2 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V1-V2)/I2

***** GRAPHICS PLOT *****
 N+ S/D VANDERPAUW #04




Variables:
 IF --Ch1
 Linear sweep .000 A
 Start 10.00mA
 Stop 100.00A

Constants:
 I1 --Ch2 .000 A
 V --Ch3 .0000V
 I2 --Ch4 .000 A

RC = (V2-V1)/IF
 RB = (V2-V1)*A.582/IF


***** GRAPHICS PLOT *****
 N+ S/D VANDERPAUW #04



Variables
 IF -Ch1
 Linear sweep .000 A
 Start 10.00mA
 Step 100.0uA
 Constant1
 I1 -Ch2 .000 A
 I2 -Ch3 .0000V
 I3 -Ch4 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.532/IF

***** GRAPHICS PLOT *****
 N+ POLY VANDERPAUW #D4



Variables:
 IF -CH1
 Linear sweep
 Start .000 A
 Stop 10.00mA
 Step 100.0uA

Constants:
 I1 .000 A
 V -CH3 .0000V
 I2 .000 A


RC (RC) = (V2-V1)/I1
 RS (RS) = (V2-V1)/(I2-I1)

+

***** GRAPHICS PLOT *****
N+ POLY VANDERPAUW #D4

Variable1
 IF -Ch1
 Linear sweep
 Start .000 A
 Step .0.00mA
 Stop 100.00A


Constant1
 I1 .000 A
 V -Ch2
 I2 -Ch3
 -Ch4 .000 A



RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*1.532/IF

+

***** GRAPHICS PLOT *****
 METAL VANDERPAUW #D4




Variables:
 IF -CH1
 Linear sweep .000 A
 Stop 100.0mA
 Steps 500.0mA

Constants:
 I1 -000 A
 V -000V
 I2 -000 A

RC (RC) = (V3-V1)/IF
 RS (RS) = (V2-V1)/4.592*IF

***** GRAPHICS PLOT *****
 METAL VANDERPAUW #D4




Variables:
 IF --Ch1
 Linear sweep
 Start -000 A
 Stop 100.0mA
 Step 500.0uA

Constants:
 I1 -000 A
 Y -Ch3
 I2 -000 A

RC = (V2-V1)/IF
 RS = (V2-V1) * 4.592/IF


***** GRAPHICS PLOT *****
 PWEILL VANDERPAUW #04



Variables:
 IF -Ch1
 Linear sweep .000 A
 Start 500.0uA
 Stop 5.000uA
 Constants:
 I1 .000 A
 V -Ch2 .0000V
 I2 -Ch3 .000 A
 -Ch4 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.582/IF


***** GRAPHICS PLOT *****
 PWELL VANDERPAUW #04



Variable: -Ch1
 IF Linear sweep .000 A
 Start 500.0uA
 Step 9.000uA
 Constant: I1 .000 A
 V -CH3 .000V
 I2 -CH4 .000 A

RC (RC) = (V2-V1)/IF
 RB (RB) = (V2-V1)*4.592/IF

***** GRAPHICS PLOT *****
 PWELL VANDERPAUW #D4




Variables:
 IP -Ch1
 Linear sweep
 Start .000 A
 Stop 500.0uA
 Step 5.000uA

Constants:
 I1 .000 A
 V1 .0000V
 I2 .000 A
 V2 .0000V

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.522/IF

***** GRAPHICS PLOT *****
 P-WELL VANDERPAUW #D4




Variables:
 IF -Ch1
 Linear sweep .000 A
 Start 500.0uA
 Stop 5.000uA
 Constants:
 I1 -Ch2 .000 A
 V -Ch3 .0000V
 I2 -Ch4 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.532/IF

***** GRAPHICS PLOT *****

Variable1:
 VD -Ch2
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.1000V
 Variable2:
 VD -Ch3
 Start -.1000V
 Stop .1000V
 Step .0000V
 Constanten:
 VS -Ch1
 VS -Ch4




GM (1/Ω) = AID/ΔVG
 IDS (nA) = IID

***** GRAPHICS PLOT *****


Variables:
 VD -Ch3
 Linear sweep
 Start : .0000V
 Stop : -5.0000V
 Step : -.1000V

Variable2:
 VB -Ch2
 Start : -3.0000V
 Stop : -3.0000V
 Step : .0000V

Constants:
 VB -Ch1 : .0000V
 VB -Ch4 : .0000V



***** GRAPHICS PLOT *****



Variable1:
 VD -Ch2
 Linear sweep .0000V
 Start -5.0000V
 Stop - .1000V

Variable2:
 VD -Ch3
 Start - .1000V
 Stop - .1000V
 Step .0000V


Constants:
 VS -Ch1 .0000V
 VS -Ch4 .0000V

V
 I
 SS

water #1511
 PDS #5
 NMOS SubVT
 6/72

+

D-56 ***** GRAPHICS PLOT *****
 NMOS SUBVT DS-6792-99872




	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	7.41E+00	135E-03	1.29E+00	9.87E-15
LINE2				

Variables:
 VG -Ch2
 Linear sweep
 Start .0000V
 Stop 8.0000V
 Step .0500V
 Constanten
 VS -Ch1
 VD .1000V
 V# -Ch4
 .0000V

Horrible noise

***** GRAPHICS PLOT *****
 NMOS 6/32 85




	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	11.6E-06	86.5E+03	1.00E+00	-11.6E-06
LINE2				

GM (/n) = 410/AVG
 108 (CA) = 710

Variable1
 VD -Ch2
 Linear sweep
 Start .0000V
 Stop 5.0000V
 Step .1000V
 Variable2
 VD -Ch3
 Start .1000V
 Stop .1000V
 Step -1.0000V
 Constant1
 VB -Ch1
 VB -Ch4
 .0000V
 .0000V

water # D11

***** GRAPHICS PLOT *****
 NMOS 16/32



	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	2.33E-06	429E+03	-64.2E+00	150E-06
LINE2				


Variable1:
 VD -Ch3
 Linear sweep
 Start .0000V
 Stop 5.0000V
 Step .1000V

Variable2:
 VS -Ch2
 Start 3.0000V
 Stop 3.0000V
 Step .0000V

Constants:
 VB -Ch1 : 0000V
 VB -Ch4 : 0000V

water D11
POS #1

***** GRAPHICS PLOT *****
 NMDS 6/32 DE F




Variable1:
 VG --Ch2
 Linear sweep
 Start .0000V
 Stop 5.0000V
 Step .1000V
 Variable2:
 VD --Ch3
 Start .1000V
 Stop .1000V
 Step -1.0000V
 Constants:
 VS --Ch1 : .0000V
 VB --Ch4 : .0000V

V
1
V

GM C/R) = AID/AVB
 ID5 C/A) = I1D

POS 2 NCAP172

***** GRAPHICS PLOT *****




Variables:
 IP -Ch1
 Linear sweep
 Start .000 A
 Stop 10.00mA
 Step 100.0uA

Constants:
 I1 .000 A
 Y -Ch3 .0000V
 I2 -Ch4 .000 A

GC (GC) = IF/10/(V1-V2)
 RS (RS) = (V1-V2)+4.532/IF

***** GRAPHICS PLOT *****




Variables:
 IF -Ch1
 Linear sweep .000 A
 Start 10.00mA
 Stop 100.00A

Constants:
 I1 .000 A
 V .0000V
 I2 .000 A
 Ch2
 Ch3
 Ch4

GC = IF/84/(V1-V2)
 RS = (V1-V2)*4.532/IF


***** GRAPHICS PLOT *****



Variables:
 IF -Ch1
 Linear sweep
 Start .000 A
 Stop 30.00mA
 Step 300.0uA
 Constants:
 I1 .000 A
 V .0000V
 I2 .000 A

GC (GC) = IF/10 / (V1-V2)
 RS (RS) = (V1-V2) * 4.532 / IF

***** GRAPHICS PLOT *****



```


Variable1:
VD -Ch3
Linear sweep
Start .0000V
Stop 5.0000V
Step .1000V

Variable2:
VG -Ch2
Start .0000V
Stop 4.5000V
Step .5000V

Constantes:
Vg -Ch1 .0000V
  
```

IGN C/00 = AID/AVG
 IDS C/A = JID

***** GRAPHICS PLOT *****
 P+ VANDERPAUW WAFER #D11




Variables:
 VF -Ch1
 Linear sweep .0000V
 Start -10.0000V
 Stop - .1000V

Constants:
 I1 .000 A
 -Ch2 .0000V
 V .0000V
 I2 .000 A
 -Ch4 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V1-V2)*4.592/IF

***** GRAPHICS PLOT *****
 NMOS 2/32 IDVD #D11




Variable1:
 VD -Ch3
 Linear sweep
 Start .0000V
 Step 5.0000V
 Stop .1000V

Variable2:
 VG -Ch2
 Start .0000V
 Step 2.0000V
 Stop .5000V

Constant1:
 VS -Ch1
 VB -Ch4
 .0000V
 .0000V

***** GRAPHICS PLOT *****
 NMOS 2/32 IDVD #011




```

Variable1:
VD -Ch3
Linear sweep
Start .0000V
Step 5.0000V
Step .1000V

Variable2:
VG -Ch2
Start .0000V
Step 4.5000V
Step .5000V

Constant:
VS -Ch1 .0000V
VB -Ch4 .0000V
  
```

***** GRAPHICS PLOT *****
 PMDS 16/32 SUBVT #D6




Variable1:
 VG -Ch2
 Linear sweep .0000V
 Start -5.0000V
 Step -.0500V

Variable2:
 VD -Ch3
 Start -.1000V
 Step .1000V
 Step .0000V

Constants:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

SUBVT (mV) = AV0/QL0G((CA1D*2)+10)-L0G(I0)

***** GRAPHICS PLOT *****
 POLY2 PMOS 16/32 SUBVT #03



	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	-10.7E+00	-93.4E-03	-1.07E+00	-3.32E-12
LINE2				


SUBVT (AV) = AV0 / (LOG ((AID*2) + 10)) - LOG (ID)

Variables:
 VG -Ch2
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.0500V

Variables:
 VD -Ch3
 Start -.1000V
 Stop -.1000V
 Step .0000V

Constants:
 VS -Ch1 : .0000V
 VS -Ch4 : .0000V

***** GRAPHICS PLOT *****
 POLY2 PMOS 16/32 #03



	GRAD	1/GRAD	VG	5000/d1V (V)	Xintercept	Yintercept
LINE1	-10.7E+00	-93.7E-03	-1.12E+00	-1.00E-12		
LINE2						


SUBVT (mV) = AVG/LOG ((A10*2) + 10) - LOG (ID)

Variable1:
 VD -Ch2
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.0500V

Variable2:
 VD -Ch3
 Start -.1000V
 Stop .1000V
 Step .0000V

Constante:
 VS -Ch1 .0000V
 VS -Ch4 .0000V

***** GRAPHICS PLOT *****
 PMOS 16/32 SUBVT #03




Variable1:
 VG -Ch2
 Linear sweep
 Start : 0000V
 Stop : -5.0000V
 Step : -.0500V

Variable2:
 VD -Ch3
 Start : -.1000V
 Stop : -.1000V
 Step : .0000V

Constants:
 VS -Ch1 : 0000V
 VB -Ch4 : 0000V

SUBVT (mV) = ΔVG / (ΔID * 2) + ID - LOG (ID)

***** GRAPHICS PLOT *****
 PMOS 16/32 SUBVT #03




Variable1:
 VD -Ch2
 Linear sweep .0000V
 Start -8.0000V
 Step -.0500V

Variable2:
 VD -Ch3
 Start -.1000V
 Step -.1000V
 Step .0000V

Constants:
 VB -Ch1 .0000V
 VB -Ch4 .0000V

SUBVT (mV) = AVG/(LOG((AID*2)+10))-LOG(ID)


***** GRAPHICS PLOT *****
 NMOS SUBVT 6/32 #03



Variables:
 VG -Ch2
 Linear sweep
 Start .0000V
 Stop 5.0000V
 Step .0500V

Constants:
 VG -Ch1
 VD .1000V
 VB .0000V

***** GRAPHICS PLOT *****
 NMOS SUBVT 6/32 #03




Variables:
 VG -Ch2
 Linear sweep
 Start .0000V
 Stop 5.0000V
 Step .0500V

Constants:
 VB -Ch1 : .0000V
 VD -Ch3 : 1.000V
 VS -Ch4 : .0000V

***** GRAPHICS PLOT *****
 POLY2 PMOS 10/20 #04


Variables:
 VG -Ch2
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.1000V
 Variables2:
 VD -Ch3
 Start -.1000V
 Stop -.1000V
 Step .0000V
 Constants:
 VS -Ch1 .0000V
 VB -Ch4 .0000V



	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	583E-09	1.71E+06	-461E-03	269E-09
LINE2				

GM (/n) = $\Delta I_D / \Delta V_G$
 IDS (fA) = I_D

***** GRAPHICS PLOT *****
 POLY2 PMOS 10/20 IDVD #04




Variable1:
 VD -Ch3
 Linear sweep .0000V
 Start -5.0000V
 Step -.1000V

Variable2:
 VG -Ch2
 Start .0000V
 Step -4.5000V
 Step -.5000V


Constantes:
 VS -Ch1 : .0000V
 VB -Ch4 : .0000V

***** GRAPHICS PLOT *****
 NMOS 16/32 IDVD #D11



Variable1,
 VD -Ch3
 Linear sweep
 Start .0000V
 Stop 5.0000V
 Step .1000V
 Variable2,
 VG -Ch2
 Start .0000V
 Stop 4.5000V
 Step .5000V
 Constant1,
 VB -Ch1
 VB -Ch4
 .0000V
 .0000V

***** GRAPHICS PLOT *****
 NMOS 16/32 IDVD #D11




Variable1:
 VD -Ch3
 Linear sweep
 Start .0000V
 Stop 9.0000V
 Step .1000V

Variable2:
 VG -Ch2
 Start .0000V
 Stop 4.5000V
 Step .5000V

Constantes:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

***** GRAPHICS PLOT *****
 NMOS 16/32 IDVD #011




Variable1,
 VD -Ch3
 Linear sweep
 Start .0000V
 Stop 5.0000V
 Step .1000V

Variable2,
 VG -Ch2
 Start .0000V
 Stop 4.5000V
 Step .5000V


Constant1,
 VS -Ch1
 VB -Ch4
 .0000V
 .0000V

+
 ***** GRAPHICS PLOT *****
 NMOS 16/32 IDVO #D11



+
 Variable1:
 VD -Ch3
 Linear sweep
 Start .0000V
 Stop 5.0000V
 Step .1000V
 Variable2:
 VG -Ch2
 Start .0000V
 Stop 4.5000V
 Step .5000V
 Constant1:
 VS -Ch1
 VB -Ch4
 .0000V
 .0000V

***** GRAPHICS PLOT *****
 N- POLY VANDERPAUW #04




Variables:
 IF -Ch1
 Linear sweep
 Start .000 A
 Stop 10.00mA
 Step 100.0uA

Constants:
 J1 .000 A
 V -Ch2
 J2 .0000V
 .000 A

RC = (V2-V1)/IF
 RS = (V2-V1)*4.582/IF

***** GRAPHICS PLOT *****
 N- POLY VANDERPAUW #04




Variables:
 IF -Ch1
 Linear sweep
 Start .000 A
 Stop 10.00mA
 Step 100.0uA

Constants:
 I1 .000 A
 V -Ch3 .0000V
 I2 -Ch4 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.592/IF


***** GRAPHICS PLOT *****
 N- VANDERPAUW #03



Variable: -Ch1
 VF -Ch1
 Linear sweep
 Start .0000V
 Step 10.000V
 Step .1000V
 Constant: .000 A
 I1 -Ch2
 V -Ch3
 I2 -Ch4 .000 A

RC (RC) = (V2-V1)/IF
 RS (RS) = (V2-V1)*4.582/IF


***** GRAPHICS PLOT *****
 N- VANDERPAUW #03



Variables:
 VF -Ch1
 Linear sweep
 Start .0000V
 Stop 10.0000V
 Step .1000V
 Constant:
 I1 .000 A
 V -Ch2 -0.0000V
 I2 -Ch3 -0.000 A
 V -Ch4 -0.000 A

RC (RC) = (V2-V1)/IF
 RE (RE) = (V2-V1) * 4.532/IF

***** GRAPHICS PLOT *****
 POLY2 PMDS 10/20 SUBVT #04




	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	-9.11E+00	-11DE-D3	-1.22E+00	-8.03E-12
LINE2				

SUBVT (mV) = AVG(LOG((A10*2) + 10) - LOG(I0))

Variable1:
 VG -Ch2
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.0500V
 Variable2:
 VG -Ch3
 Start -.1000V
 Stop -.1000V
 Step .0000V
 Constantes:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

***** GRAPHICS PLOT *****
 POLY2 PMOS 10/20 SUBVT #04



	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	-8.89E+00	-113E-03	-1.44E+00	-196E-15
LINE2				


SUBVT (mV) = AVG / (LOG (AID=2) + 10) - LOG (I0)

Variable1:
 VG -Ch2
 Linear sweep .0000V
 Start -5.0000V
 Stop - .0500V

Variable2:
 VD -Ch3
 Start .1000V
 Stop .1000V
 Step .0000V

Constants:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

***** GRAPHICS PLOT *****
 POLY2 PMOS 10/20 IDVD #D4




Variable1:
 VD -Ch3
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.1000V

Variable2:
 VG -Ch2
 Start .0000V
 Stop -4.5000V
 Step -.5000V

Constant1:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

***** GRAPHICS PLOT *****
 POLY2 PMOS 10/20 #04




	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	569E-09	1.76E+06	-558E-03	317E-09
LINE2				

GM (/n) = $\Delta I_D / \Delta V_G$
 IDS (fA) = I_D

Variable1:
 VG -Ch2
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.1000V
 Variable2:
 VD -Ch3
 Start -.1000V
 Stop .1000V
 Step .0000V
 Constantes:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

***** GRAPHICS PLOT *****
 POLY2 PMOS 10/20 IDVD #04




LINE1	GRAD	1/GRAD	Xintercept	Yintercept
202E-09	4.94E+06	86.6E+00	-17.5E-06	
LINE2				

Variable1
 VD -Ch3
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.1000V

 Variable2:
 VG -Ch2
 Start -3.0000V
 Stop -3.0000V
 Step .0000V

 Constant1:
 VB -Ch1 : 0000V
 VB -Ch4 : 0000V

***** GRAPHICS PLOT *****
 POLY2 PMOS 10/20 #04




	GRAD	1/GRAD	VD	5000/div (V)	Xintercept	Yintercept
LINE1	204E-09	4.90E+06			89.9E+00	-18.4E-06
LINE2						

Variable1:
 VD -Ch3
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.1000V

Variable2:
 VG -Ch2
 Start -3.0000V
 Stop -3.0000V
 Step .0000V

Constantes:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

***** GRAPHICS PLOT *****
 NMOS FIELDOX VT #04




Variable1:
 VG -Ch2
 Linear sweep
 Start .0000V
 Stop 40.000V
 Step .5000V

Variable2:
 VD -Ch3
 Start .1000V
 Stop .1000V
 Step .0000V

Constants:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

***** GRAPHICS PLOT *****
 NMDS FIELD0X VT #04



Variable1:
 VG -Ch2
 Linear sweep
 Start .0000V
 Stop 40.000V
 Step .5000V

Variable2:
 VG -Ch3
 Start .1000V
 Stop .1000V
 Step .0000V


Constants:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

+
 ***** GRAPHICS PLOT *****
 PMOS 16/32 SUBVT #D3
)


Variable1:
 VG -Ch2
 Linear sweep .0000V
 Start -5.0000V
 Stop --.0500V

 Variable2:
 VD -Ch3
 Start --.1000V
 Stop --.1000V
 Step .0000V

 Constant1:
 VS -Ch1 .0000V
 VB -Ch4 .0000V



***** GRAPHICS PLOT *****
 PMDS 16/32 SUBVT #03



GRAD	1/GRAD	XIntercept	YIntercept
LINE1	-10.3E+00	-96.8E-03	-1.41E+00
LINE2			-2.97E-15


SUBVT (mV) = AVG(LOG((A10*2) + I0) - LOG(I0))

Variable1:
 VG -CH2
 Linear sweep
 Start : 0.000V
 Stop : -5.000V
 Step : .0500V

Variable2:
 VD -CH3
 Start : .1000V
 Stop : .1000V
 Step : .0000V

Constant1:
 VS -CH1 : 0.000V
 VB -CH4 : 0.000V

***** GRAPHICS PLOT *****
 PMOS 16/32 IDVD #D4



Variable1:
 VD -Ch3
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.1000V

Variable2:
 VG -Ch2
 Start .0000V
 Stop -4.5000V
 Step -.5000V


Constant1:
 VS -Ch1 .0000V
 VB -Ch4 .0000V

***** GRAPHICS PLOT *****
 PMDS 16/32 IOVO #04

Variable1:
 VD -Ch3
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.1000V


Variable2:
 VG -Ch2
 Start -3.0000V
 Stop -3.0000V
 Step .0000V

Constant1:
 VS -Ch1 .0000V
 VB -Ch4 .0000V




	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	5.05E-06	198E+03	15.8E+00	-79.5E-06
LINE2				

***** GRAPHICS PLOT *****
 PMOS 16/32 IDVD #04



Variable1,
 VD -Ch3
 Linear sweep .0000V
 Start -5.0000V
 Step -.1000V
 Variable2,
 VG -Ch2
 Start .0000V
 Stop -4.5000V
 Step -.5000V
 Constante,
 VS -Ch1 .0000V
 VB -Ch4 .0000V

***** GRAPHICS PLOT *****
 PMOS 16/32 IBVD #04




	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	5.80E-06	172E+03	13.2E+00	-76.8E-06
LINE2				

***** GRAPHICS PLOT *****
 PMOS 16/32 IDVG #04

Variable1:
 VS -Ch2
 Linear sweep .0000V
 Start -5.0000V
 Step -.1000V

Variable2:
 VD -Ch3
 Start -.1000V
 Step .1000V
 Step .0000V


Constants:
 VS -Ch1 .0000V
 VB -Ch4 .0000V



	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	3.07E-06	326E+03	-639E-03	1.96E-06
LINE2				

GM (/A) = AID/AVG
 IDS (fA) = IID

***** GRAPHICS PLOT *****
 PMOS 16/32 IDVG #04



	GRAD	1/GRAD	VG	.5000/div	(V)	Xintercept	Yintercept
LINE1	3.11E-06	321E+03	-664E-03			2.07E-06	
LINE2							


GM (S/O) = AID/AVG
 IDIS (CA) = /ID

Variable: VG -CH2
 Linear sweep
 Start .0000V
 Stop -5.0000V
 Step -.1000V

Variable2: VD -CH3
 Start -.1000V
 Stop -.1000V
 Step .0000V

Constants: VS -CH1 .0000V
 VB -CH4 .0000V

***** GRAPHICS PLOT *****
 NMDS 6/32 SUBVT #D4



	GRAD	1/GRAD	Xintercept	Yintercept
LINE1	8.44E+00	118E-03	1.77E+00	1.07E-15
LINE2				

Variable1:
 VG -Ch2
 Linear sweep 0000V
 Start 5.0000V
 Step .0500V

Variable2:
 VD -Ch3
 Start 1000V
 Stop .1000V
 Step .0000V

Constants:
 VS -Ch1
 VB -Ch4

APPENDIX E

Wafer Map

P-WELL CMOS TEST CHIP, DEVICE CHIP AND TEST SITE LAYOUT:

FOR ANALOG AND CID PRODUCTS:

						D	D	D	D					
				D	T	D	T	D	T	D				
			D	D	D	D	D	D	D	D	D			
	T	D	T	D	T	D	T	D	T	D	T	D	T	
	D	D	D	D	D	D	D	D	D	D	D	D	D	
D	T	D	T	D	T	D	T	D	T	D	T	D	T	D
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
D	T	D	T	D	T		T	D	T	D	T	D	T	D
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
D		D	T	D	T	D	T	D	T	D	T	D		D
	D	D	D	D	D	D	D	D	D	D	D	D	D	
	D	T	D	T	D	T	D	T	D	T	D	D	D	
			D	D	D	D	D	D	D	D	D			
				D	T	D	T	D	T	D				
						D	D	D	D					

<-----76.2 mm ----->

ALIGNMENT DIE: LEFT ROW 10, COL 2
 RIGHT ROW 1, COL 14

ALIGNMENT KEY OFFSET: (on wafer, in mm, with respect to center of the die)

X = 2.25050
 Y = - 2.24800

References:

1. Dieter K. Schroder, Modular Series on Solid State Devices, Volume VII: Advanced MOS Devices, Addison- Wesley Publishing Company, Inc., Massachusetts, 1987. pg. 80
- 2,3 J. Zarnowski, E. Eid, F. Arnold, M.Pace, J. Carbone, B. Williams, *SPIE Proceedings*, vol. 1900, 1993, 110-120.
- 4,5 D.D. Buss, M.F. Tompsett, et all, *IEEE Transactions on Electron Devices*, vol ED-23 no. 2, February 1976, pg 177-182.
- 6-10 S. Wolf, Silicon Processing for the VLSI era, Volume 2: Process Integration, Lattice Press, California, 1990. pg368-373

Bibliography

1. Edward S. Yang, Fundamentals of Semiconductor Devices, McGraw-Hill, Inc., New York, 1978.
2. S. M. Sze, Semiconductor Sensors, John Wiley & Sons, Inc., New York, 1994.
3. Robert F. Pierret, Modular Series on Solid State Devices, Volume IV: Field Effect Devices, Addison-Wesley Publishing Company, Inc., Massachusetts, 1990.
4. Richard C. Jaeger, Modular Series on Solid State Devices, Volume V: Introduction to Microelectronic Fabrication, Addison-Wesley Publishing Company, Inc., Massachusetts, 1988.
5. Dieter K. Schroder, Modular Series on Solid State Devices, Volume VII: Advanced MOS Devices, Addison- Wesley Publishing Company, Inc., Massachusetts, 1987.
6. S. Wolf and R.N. Tauber, Silicon Processing for the VLSI era, Volume 1: Process Technology, Lattice Press, California, 1986.
7. S. Wolf, Silicon Processing for the VLSI era, Volume 2: Process Integration, Lattice Press, California, 1990.
8. Donald A. Neamen, Semiconductor Physics and Devices; Basic Principles, Richard D. Irwin, Inc., Illinois, 1992.
9. Richard S. Muller, Theodore I. Kamins, Device Electronics for Integrated Circuits, John Wiley & Sons, Inc., 1986.
10. D.D. Buss, M.F. Tompsett, et all, *IEEE Transactions on Electron Devices*, vol ED-23 no. 2, February 1976, 71-301.
11. J.S. Harris Jr., et all, *IEEE Transactions on Electron Devices*, vol ED-29 no. 9, September 1982, 1353-1497.
12. J. Zarnowski, E. Eid, F. Arnold, M.Pace, J. Carbone, B. Williams, *SPIE Proceedings*, vol. 1900, 1993, 110-120.

13. B. Backer, Z. Ninkov, M. Corba, *SPIE Proceedings*, vol. ,1996