# Rochester Institute of Technology

# [RIT Digital Institutional Repository](https://repository.rit.edu/)

[Theses](https://repository.rit.edu/theses) 

7-6-2000

# Design of RIT's sub-micron CMOS process

Suraj Bhaskaran

Follow this and additional works at: [https://repository.rit.edu/theses](https://repository.rit.edu/theses?utm_source=repository.rit.edu%2Ftheses%2F1209&utm_medium=PDF&utm_campaign=PDFCoverPages) 

## Recommended Citation

Bhaskaran, Suraj, "Design of RIT's sub-micron CMOS process" (2000). Thesis. Rochester Institute of Technology. Accessed from

This Thesis is brought to you for free and open access by the RIT Libraries. For more information, please contact [repository@rit.edu.](mailto:repository@rit.edu)

### **DESIGN OF RIT'S SUB-MICRON CMOS PROCESS**

By

Suraj Bhaskaran

A Thesis Submitted

in

Partial Fulfillment

## of the

Requirements for the Degree of

Master of Science in Microelectronic Engineering

Approved By:

Dr. Lynn Fuller, Thesis Advisor

Dr. Renan Turkman, Committee Member

Dr. Karl Hirschman, Committee Member

**DEPARTMENT OF MICROELECTRONIC ENGINEERING COLLEGE OF ENGINEERING ROCHESTER INSTITUTE OF TECHNOLOGY ROCHESTER, NY July 6, 2000**

## **THESIS RELEASE PERMISSION FORM**

#### **COLLEGE OF ENGINEERING**

## **ROCHESTER INSTITUTE OF TECHNOLOGY**

Title of Thesis:

### **DESIGN OF RIT'S SUB-MICRON CMOS PROCESS**

**I,** Suraj K Bhaskaran, hereby grant permission to the Wallace Memorial Library of Rochester Institute of Technology to reproduce the thesis in whole or in part. Any reproduction will not be for commercial use or profit.

*&/1.'1 j-tDOO*

Signature

Date

#### 1. ABSTRACT

The design and simulation of RIT's sub-micron CMOS process is studied in this work. The work has demonstrated <sup>a</sup> process capable of producing working transistors with <sup>a</sup> channel length of 0.5um.

New advancements such as dual well, low doped drain (LDD) regions and self-aligned silicides are <sup>a</sup> few mentioned highlights. The devices will be fabricated on 6" wafers using equipment recently donated to the RIT Microelectronic Engineering cleanroom facility. This calls for characterization of the new processes and equipment for optimized results.

Device simulation was performed using MicroTec 2D Process/Device simulator from Siborg Systems. Simulated threshold voltage for the NFET device was on target, whereas the PFET transistors will require further process improvement .

iii

# TABLE OF CONTENTS





# LIST OF FIGURES



#### 2. INTRODUCTION

Sub-micron Complimentary Metal-Oxide Semiconductor (CMOS) transistors with channel lengths smaller than 0.2 microns are currently being fabricated by the IC manufacturers. One of the main ways of achieving increased speeds is by scaling of CMOS devices. This approach also increases the packing density, which leads to smaller die sizes.

Although the current RIT p-well CMOS process<sup>[5]</sup> has produced satisfying results for the past <sup>10</sup> years, the channel lengths for the working devices well above submicron. Fabrication of sub-micron CMOS devices at RIT calls for an entirely redesigned process that can be used as an educational tool as well as keeping pace with the semiconductor industry. Decreasing the channel lengths, while keeping the drain/source regions relatively large was the approach that was chosen for the Testchip layout. The main objective of creating <sup>a</sup> new process was to enhance device fabrication capabilities and utilize the new equipment, as well as using it as an advanced teaching tool for the CMOS Factory at RIT.

 $\mathbf{1}$ 

The upgrade of the RIT cleanroom facility to 6-inch wafer processing capability is an additional driving force for <sup>a</sup> new sub-micron process. The new process will utilize all 6-inch tools such as the state-of-the-technology Canon FPA <sup>20001</sup> i-line Stepper, the SSI Coat/Develop Track, ASM Low Pressure Chemical Vapor Deposition (LPCVD) system, BTI 6" Furnace stack and the DryTek Quad Plasma system. Technology advances such as dual well, Low Doped Drain (LDD) region, 150A gate oxide, and titanium silicide contacts are implemented in this process. The process is designed and optimized to fabricate transistors with channel lengths smaller than 0.8 microns.

The layout for the Advanced CMOS testchip has channel lengths ranging from <sup>10</sup> microns to 0.5 microns. The devices are designed for <sup>5</sup> Volts operation. With further improvements in the process, the supply voltage can be brought down as low as 3.3 Volts. The formation of a new process also involves development of new etching techniques. Currently, RIT students are working on improved anisotropic etching processes for 6-inch wafer fabrication.

New procedures for device testing will focus on some of the unique characteristics of short channel MOSFET's. The Testchip is designed with varying channel lengths for easy testing of the relationship between the threshold voltage  $(V_t)$  and the decreasing channel length (thresholdvoltage roll-off) . Further testing can be performed to study the subthreshold characteristics of the devices, such as the off-state current and the subthreshold swing (S) .

#### 3. DESIGN THEORY

It is essential to lay down some foundation before developing the process flow. Basic understanding of the MOSFET device physics can be used to calculate the required gate oxide thickness and other key steps such as the well concentration and threshold adjust implant, if needed. The transistors were designed for <sup>a</sup> drain voltage of +5V and the channel length of  $0.5$   $\mu$ m is used in the following calculations.



Fig 3.1 The NMOS device

In this section, the following parameters are calculated:

- 1) Gate oxide thickness
- 2) Long Channel Threshold Voltage  $(V_{\text{TLC}})$
- 3) The Subthreshold Swing (S)
- 4) The Short Channel Threshold Voltage  $(V_{TSC})$
- 5) Leakage and Full-drive currents
- 6) The Early Voltage

### 3 . 1 Basic Equations

There are several basic equations used to solve for some primary device parameters such as the threshold voltage, saturation current and the sub-threshold swing. <sup>A</sup> few of these equations are shown in this section

The Work Function for n-type and p-type silicon substrates are shown below:

$$
\phi_{n-type} = \frac{kT}{q} * \ln\left(\frac{N_d}{n_i}\right)
$$
\n
$$
\phi_{p-type} = \frac{kT}{q} * \ln\left(\frac{N_a}{n_i}\right)
$$
\n(1)

where the thermal voltage,  $\frac{kT}{a} = 0.0259V$  $\boldsymbol{q}$ 

The metal-semiconductor workfunction  $(\Phi_{ms})$  is the difference between the gate and the bulk silicon contact potential, as shown below.

$$
\Phi_{ms} = \phi_{gate} - \phi_{bulk} \tag{3}
$$

 $\sim$ 

Another required equation is that of the gate oxide capacitance, as shown in equation 4.

$$
C_{ox} = \frac{\varepsilon_o K_o}{t_{ox}} \,, \tag{4}
$$

where  $\varepsilon_{\rm ox}$  is the permitivity of free space (8.85x10<sup>-14</sup>  $F_{cm}$ ),  $K_0$ is the dielectric constant for silicon-dioxide  $(3.9)$  and  $t_{ox}$ is the oxide thickness.

#### 3 . <sup>2</sup> Gate-Oxide Calculation

To prevent Fowler Nordheim (F-N) tunneling <sup>[9]</sup> from taking effect, the electric field across the gate oxide should be less than <sup>4</sup> MV/cm. Using this criteria the oxide thickness can be calculated as follows:

$$
t_{ox} \ge \frac{V_{dd}}{4\frac{MV}{cm}} = \frac{5.0 Volts}{4\frac{MV}{cm}} = 1.25 \times 10^{-6} cm = 125 \text{\AA}
$$
 (5)

The calculated value for the gate-oxide thickness is 125 Å. However, a 'practical' value of 150 Å is chosen for the gate oxide thickness. It is necessary to have the gate oxide as thin as possible, while avoiding tunneling (F-N).

It is also necessary to calculate the well doping required in order to successfully fabricate <sup>a</sup> working

transistor. In order to do this, <sup>a</sup> few initial assumptions are made. The well doping will be calculated in the following sub-section, which applies to NMOS transistor.

# <sup>3</sup> . <sup>3</sup> Long Channel Threshold Voltage

The following initial conditions are used to calculate the theoretical value for the long channel threshold voltage (V<sub>TLC</sub>). The IC Industry's target threshold voltage has been 0.6 - 0.8 volts, for <sup>a</sup> rail potential of <sup>5</sup> volts.

1<sup>st</sup> initial condition:

- $\Phi_{\mathtt{ms}}$  = -1 volts, where  $\Phi_{\mathtt{ms}}$  is the metal-semiconductor work function.
- $\psi_{\mathtt{SUR}}$  = 1 volts, where  $\psi_{\mathtt{SUR}}$  is the substrate surface potential in strong inversion.

2<sup>nd</sup> initial condition:

Choose  $V_{TLC(NMOS)}$ , which is also the target value = 0.8 volt

The equation on the following page can be used to calculate the oxide capacitance  $(C'_{ox})$  for either transistor.

$$
C'_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{0.0345}{0.0150} = 2.30 \frac{fF}{\mu m^2} = 2.30x10^{-7} \frac{F}{cm^2}
$$
 (6)

The doping density (NMOS in p-well  $(N_a)$ ) can now be calculated using the threshold voltage equation for <sup>a</sup> long channel device,

$$
V_{TLC} = \Phi_{ms} + \psi_{SUR} + \gamma \sqrt{\psi_{SUR}}
$$
 (7)

where  $\gamma$  is gamma of the transistor. Substituting for  $V_{\text{TLC}}$ , Oms and  $\Psi_{\text{SUR}}$ , the equation simplifies as,

$$
0.8 = -1 + 1 + \gamma \sqrt{1} \implies \gamma = 1.0 \text{vol} t^{\frac{1}{2}}
$$
 (8)

Gamma is defined by the equation,

$$
\gamma = \frac{F\sqrt{N_A}}{C_{ox}}
$$
\n(9)

where, F =  $0.00579\,f\!\!F * V^{\frac{1}{2}} * \mu\!m^{-1}$  and  $\mathrm{N}_\mathrm{A}$  is the p-well doping  $concentration.$  Substituting for F and  $C_{ox}$  reveals the value for Na:

$$
N_A = 1.0 \times 10^{17} / \text{cm}^3
$$

The Fermi work function  $(\phi_f)$  can now be calculated using the following equation;

$$
\phi_F = kt * \ln(\frac{N_A}{ni}) = (0.0259) \ln\left(\frac{1.0 \times 10^{17}}{10^{10}}\right) = 0.417v \tag{10}
$$
\n
$$
2\phi_F = 0.835v
$$

The metal to semiconductor work function  $(\phi_{ms})$  can now be easily calculated. This is given as,

$$
\phi_{ms} = \phi_{bi} = -\frac{Eg}{2} - \phi_F = -\frac{1.12}{2} - 0.417 = -0.977 \, volts \tag{11}
$$

where  $\phi_{\text{bi}}$  is the built-in potential.

Substituting the calculated values into equation 7, and assuming the source-bulk voltage  $(V_{sb})$  to be zero, reveals a new value for  $V_{TLC}$ .

$$
V_{\text{TLC}} = -0.977 + 1 + 0.8 = 0.823v
$$

The inversion charge  $(Q'_{I})$  can be calculated, which can be used to find the surface density  $(n_s)$ .

$$
Q'_{I} = -C'_{ox} [V_{gs} - V_{TLC}]
$$
  

$$
V_{gs} = 5 \text{volts}
$$
  

$$
Q'_{I} = -2.30 \frac{\text{fF}}{\text{cm}^{2}} \left(5 - 0.823\right) = -9.61 \frac{\text{fC}}{\text{cm}^{2}}
$$

The surface density calculations are as follows:

$$
n_s = \frac{Q'_l^2}{F^2 \phi_l} \tag{13}
$$

$$
n_s = \frac{-9.61^2}{0.00579^2 * 0.0259} = 1.06 \times 10^8 \ \mu m^{-3} = 1.06 \times 10^{20} \ cm^{-3}
$$

Using the calculated values find the surface potential  $(\psi_{\mathtt{SUR}}):$ 

$$
\psi_{SUR} = 2\phi_F + a\phi_t^{(8)}
$$
(14)  
where  $a = \ln\left(\frac{n_s}{N_A}\right) = \ln\left(\frac{1.06x10^8}{1.0x10^5}\right) = 6.97$   
 $\psi_{SUR} = 0.835 + 6.97 * 0.0259 = 1.02 \text{volts}$ 

Recalculating all the parameters, including  $V_{TLC}$ :

$$
V_{TLC} = -0.995 + 1.02 + 0.8 * \sqrt{1.02} = 0.83 \,volts
$$

$$
Q'_{I} = -C'_{ox} \left[ V_{gs} - V_{TLC} \right] = Q'_{I} = -2.3 * [5 - 0.833] = -9.58 \frac{fC}{\mu m^{2}}
$$
  

$$
n_{s} = \frac{Q'_{I}^{2}}{F^{2} \phi_{I}} = \frac{-9.58^{2}}{0.00579^{2} * 0.0259} = 1.06 \times 10^{8} \mu m^{-3} = 1.06 \times 10^{20} \text{ cm}^{-3}
$$
  

$$
a = a = \ln \left( \frac{n_{s}}{N_{A}} \right) = \ln \left( \frac{1.06 \times 10^{8}}{1.0 \times 10^{5}} \right) = 6.96
$$
  

$$
\psi_{SUR} = 2\phi_{F} + a\phi_{I} = 0.835 + 6.96 * 0.0259 = 1.02 \text{volts}
$$

Therefore a well concentration of  $1.0 \times 10^{17} \text{cm}^{-3}$  will result in a  $V_{TLC}$  of 0.83 volts, which is less than 5% error from the target of 0.8 volts.

# 3.4 OFF STATE CONSIDERATIONS

When the transistor is  $\text{`off'}$ , or the applied gate voltage is less than the threshold voltage, certain parameters, namely the subthreshold swing, the short channel threshold voltage and the off-state current (leakage current) are extracted to characterize the quality of the transistor.

# 3.4.1 The Subthreshold Swing

This parameter describes how quickly the transistor can be turned off. This is measured as the reciprocalslope of off-state characteristic (in the Log I<sub>d</sub> versus V<sub>g</sub> graph), and is denoted as 'SS', 'S' or 'S<sub>t</sub>'. It simply shows the amount of gate voltage that is required to cause a one-decade change in the drain current. Long channel devices demonstrate higher subthreshold swing than the short channel ones due to the independence of drain on the channel depletion. The value can be calculated from a log  $I_d$  versus gate-source potential (V<sub>GS</sub>) chart. Ideally, the value for subthreshold swing will never be less than 60mV/decade, as signified by the equation below:

Ideal Swing= $0.0259 * ln(10) = 60mV$ 

where <sup>10</sup> is the change in drain current.

To calculate the swing for the NMOS transistors, the following equation will be used  $[1]$ 

$$
S = 60mV * n \tag{15}
$$

$$
n = 1 + \frac{\gamma}{2 * \sqrt{1.5\phi_F}}
$$
 (16)

Substituting the values found in the previous section results in <sup>a</sup> value of 1.51 for 'n' , which leads to a swing of 90.3mV. This means that it takes 90.3mV to cause <sup>a</sup> decade drop in the drain current, or 90.3mV/decade.

# $3.4.2$  The Short Channel Threshold Voltage (V<sub>TSC</sub>)

As mentioned in the previous section, the short channel threshold voltage has to be four times the subthreshold swing (S). This is an approximate value, but is acceptable for all calculation henceforth.

 $V_{TSC} \sim 4 * S = 361 mV$ 

# 3.4.3 Off-state Current

To find the leakage current the following relationship is used $^{\lbrack 8l\rbrack}$  .

$$
\frac{I_D}{z} = \frac{\mu_0 \phi_t |Q^{\dagger}_{\mathit{IS}}|}{L} \tag{17}
$$

where  $\frac{I_D}{Z}$  is the drain current per micron of channel length and  $Q^I{}_{IS}$  is the inversion charge depicted by the following equation $[8]$ :

$$
Q^{\dagger}_{IS} = \frac{-F\sqrt{N_A}}{2\sqrt{\psi_{S(x=0)}}} * \phi_t * e^{\frac{\psi_{S(x=0)} - 2\phi_r - V_{sb}}{\phi_t}}
$$
(18)

$$
\psi_{S(x=0)} = \left( -\frac{\gamma}{2} + \sqrt{\frac{\gamma^2}{4} + V_{gb} - V_{FB}} \right)^2 \tag{19}
$$

Substituting the numbers found from the previous calculations,  $\Psi_{ST}$  = 0.443 volts.  $Q^I{}_{IS}$  is calculated to be  $\cdot$ 9.52 x 10<sup>-9</sup>  $\frac{fC}{\mu m^2}$ 

Entering the above values into equation <sup>17</sup> reveals the maximum off-state current for a given width and a 0.5um transistor is 29.6 pA/um. This value is acceptable because it is greater than <sup>4</sup> decades of current less than <sup>1</sup> uA/um.

# 3.5 ON STATE CONSIDERATIONS

While the transistor is in the operational mode it is desirable to know the full-drive current. The Early voltage is also calculated, which will determine the capability of the transistor as <sup>a</sup> current source.

# 3.5.1 Full-drive Current

The following series of equations are used to calculate the full drive current.

ogs.

$$
\frac{I_{Dsal}}{z} = \frac{v_I C^{\dagger} \alpha (Vgs - V_{TSC})^2}{(Vgs - V_{TSC}) + L * E_{sat}}
$$
\n
$$
E_{sat} = \frac{2v_I}{\mu_n}
$$
\n
$$
v_I = 1 \times 10^{11} \, \mu m / \, \text{s}
$$
\n
$$
\Theta = \frac{2 \times 10^{-7} \, \text{cm}}{V} = 0.133 V^{-1}
$$
\n(20)

Full drive can be achieved when Vgs = Vdd = 5 volts,

$$
\mu_n = \frac{\mu_0}{1 + \Theta(Vgs - V_{TSC})} = \frac{65}{1 + 0.133(5 - 0.361)} = 402 \frac{cm^2}{V \cdot S}
$$

$$
E_{sat} = \frac{2 * 10}{40.2} = 4.98 \frac{V}{\mu m}
$$

Entering all the above-calculated values into equation 20 results in a full drive current of 0.69  $mA/\mu m$ 

# 3.5.2 Early Voltage

The following relationship can be used to calculate the Early voltage.

$$
V_A = \frac{1}{\lambda} - V ds_{sat} \tag{20}
$$

 $\lambda$  and Vds<sub>sat</sub> have to be calculated.

$$
Vds_{sat} = \frac{(Vgs - V_{TSC})LE_{sat}}{(Vgs - V_{TSC}) + LE_{sat}} = \frac{(5 - 0.361) * 4.98}{4.98 + 5 - 0.361} = 2.4 \text{volts}
$$

The velocity saturation region can be calculated as  $follows<sup>[9]</sup>$ . The value for '1' has been previously calculated, and is an approximate value.

$$
\Delta L = l * \sinh^{-1} \left[ \frac{V ds - V ds_{sat}}{L * E_{sat}} \right] \sim 0.1587 * \sinh^{-1} \left[ \frac{5 - 2.4}{0.1587 * 9.95} \right] = 0.20 \,\mu m
$$

Proceeding with the relationship between the drain current and Vdssat will result in a value for  $\lambda$ .

$$
\frac{I_D}{I^{\dagger} D} = \left[\frac{L - \Delta L}{L}\right] * \left[\frac{Vgs - V_{TSC}}{\frac{Vgs - V_{TSC}}{L} + E_{sat}}\right] = 0.793
$$
\n
$$
\frac{I_D}{I^{\dagger} D} = 1 + \lambda (Vds - Vds_{sat})
$$
\n
$$
\lambda = \frac{0.793 - 1}{5 - 2.4} = -0.0796
$$
\n
$$
V_A = \frac{1}{3} - Vds_{sat} = -14.96 \text{volts}
$$

The Early voltage is exactly three times the rail voltage. This enables the transistor to deliver close to a constant amount of current while varying the Vds potential, in the saturation region of operation.

#### 4. PROCESS DEVELOPMENT

The process development for the RIT's Sub-micron CMOS was divided into <sup>2</sup> main sections:

- I. Chip Layout Generation of the chip layout using the CAD software available and fabrication of masks with dual fiducial marks for the GCA g-line Stepper and the Canon i-line Stepper.
- II. Process Flow Detailed steps in fabricating the CMOS devices .

## <sup>4</sup> . <sup>1</sup> Chip Layout

The chip was designed using ICGraph (by Mentor Graphics), which runs on an HP-UNIX based machine. The design rule used was  $0.5\mu$ m ( $\lambda$ ). This smallest channel length on the die is 0.5um. The maximum channel length was chosen to be lOum. Large channel lengths will compensate for overlay errors when the same mask set is used in the GCA 6700 Stepper. Two gate widths were used; 8pm and 16um. Some of the test structures such as the Van-der Pauw's and CBKR' s were copied from the current CMOS test-chip layout. Other structures include the ring oscillator and Op-amps.



Fig 4.1 The Sub-micron CMOS chip layout

The masks were designed with the intention of using them in either the GCA or the Canon Stepper. This also means that the devices can be fabricated on 4" wafers.

## 4.2 Process Flow

The Sub-micron CMOS process shares few of the processing steps with the current  $PW-3$  CMOS Process<sup>[5]</sup>, namely the LOCOS process and some of the oxide growths (500A pad oxide, 1000A Kooi oxide and 5000A Field Oxide) . Since it's <sup>a</sup> new process developed for 6" wafer, and it involves the usage of new equipment, new processes have to be developed mainly for diffusion and dry etching. In

addition to this, the equipment and the defining factors have to be characterized and optimized for uniformity, etch rate, deposition rate and film quality.

The key step in achieving the sub-micron channel lengths is in the dry-etch process. It has to be optimized for anisotropy with accurate end-point detection. The following steps outline the sub-micron CMOS process.

## 4.2.1 Substrate

The substrate is Boron doped, p-type wafer, 15-20  $\Omega$ cm. It would be ideal to begin the device processing on <sup>a</sup> wafer with an epitaxial layer. The wafers are scribed on the backside of the wafers followed by an RCA clean. Megasonics cleaning should be incorporated with the RCA clean to remove particles from the wafer surface.

#### 4.2.2 The Twin Well

LOCOS process is used for defining the twin-well. The first step in LOCOS is to grow the 500Å stress relief pad oxide. The oxide is grown at  $1000^{\circ}$ C in oxygen ambient for 48 minutes. The following step is a deposition of 1500Å of silicon nitride. The deposition is performed in the ASM LPCVD at a temperature of 900°C. Being a standard deposition step used in PW-3 CMOS, the recipe should already be available for use.

The first lithography step defines the n-Well windows. Resist will be spin-coated on the SSI 6" Track, using <sup>a</sup> standard coat program for the i-line resist. The wafers will then be exposed using Level <sup>1</sup> mask on the Canon FPA <sup>20001</sup> i-line stepper, followed by the develop process on the SSI Track. Prior to the first lithography step, an optimized resist process for obtaining features 0.5µm or less should be developed. This is not required for the first level, however it will be an issue for the gate lithography.

Dry-etch the nitride in the Drytek Quad, stopping at the pad oxide. The gas, power and pressure settings are the same as those used in the Factory CMOS Process, and can be found outlined in MESA (work-in-progress tracking software from Camstar Systems). The pad oxide acts as a buffer zone for the high-energy n-well implant.

21

The p-well is formed by implanting phosphorous  $(P_{31})$  at a dose of 2  $\times$   $10^{12}$   $\textrm{cm}^{-2}$  with energy of 150 KeV. To prevent polymerization of the resist, the implant current should not exceed 25µA.

Plasma strip the photoresist, followed by an RCA clean. Grow 5000A oxide in the Bruce furnace using Recipe 350. This is done at  $1100^{\circ}$ C in steam for 48 minutes. This oxide will also mask the n-well implant. Dry etch the nitride layer in the DryTek Quad. The underlying oxide layer is the pad oxide, through which the boron is implanted. The gas used is  $BF_3$ , and the species is  $B_{11}$ , implanted at a dose of 2.5 x  $10^{13}$   $\text{cm}^{-2}$  at 50 KeV.

Finally, the well drive in performed at  $1100^{\circ}$ C for 210 minutes in nitrogen ambient. <sup>A</sup> new recipe needs to be written and verified on the Bruce furnace. Figures 3, <sup>4</sup> and <sup>5</sup> shows the wafer crossection and the simulation results for p-well and n-well, respectively.





Fig 4.2 Crossection after the Well drive-in

Fig 4.3 N-Well junction depth after drive-in



Fig 4.4 P-Well junction depth after drive-in

#### 4.2.3 Channel Stop Implant

After forming the wells, completely etch the 5000A oxide in BOE for approximately <sup>6</sup> minutes. Ensure that all the oxide is removed by measuring the oxide thickness over the n-well regions. An RCA clean should be performed prior to growing the 500A pad oxide. This is the beginning of the second LOCOS process. Deposit 1500Å of  $Si<sub>3</sub>N<sub>4</sub>$  using the standard Nitride process on the ASM 6" CVD.

The second lithography defines windows for etching the silicon nitride. The lithography process is similar to the one outlined in the previous section. Silicon nitride is then etched in the DryTek quad using the Factory recipe. <sup>A</sup> third lithography steps defines the active area. The crossection is shown in figure 4.4.



#### Fig. 4.5 Crossection after active lithography

In order to prevent depletion of active boron in the well during the field oxide growth caused due to the boron segregation, a channel stop implant is performed. It's also referred to as the guard ring, because the implant is around the NMOS device. The  $B_{11}$  implant is done at 100 KeV with a dose of 8e13  $cm^{-2}$ . The peak of the implant is at 0.3um, which is approximately 44% of the FOX thickness.



Fig 4.6 Simulation of the channel stop implant

### 4.2.4 Field Oxide Growth

Field oxide was used as the isolation method. There currently exists <sup>a</sup> good process for growing field oxide, which will require slight modification to the soak time so as to obtain the target thickness of 6500A. Prior to the field oxide growth, the photoresist is stripped in the Asher followed by an advanced cleaning procedure combining RCA and Megasonic cleaning. The wafers are then loaded into Tube <sup>1</sup> of Bruce furnace, for wet oxidation.



Fig 4.7 'Bird' s Beak' Extension After Field Oxidation

## 4.2.5 Gate Oxide

The most critical oxide in the process is the gate oxide. The quality and the thickness of this oxide will determine the final behavior of the device. The IC Industry spends endless effort in growing very high quality gate oxide. As the thickness keeps decreasing to few

atoms, the purity and thickness control becomes an issue. The gate oxide thickness in this process is 150Å. However, <sup>a</sup> clean oxidation step is still required. TCA clean is commonly used in the gate oxide growth here at RIT to remove metallic contamination impregnated in the quartz furnace tube.

Before growing the gate oxide, silicon nitride is dryetched using the same process as described in section 4.2.2. The underlying pad oxide is etched away in buffered oxide etch (BOE) for <sup>60</sup> seconds, followed by the Kooi oxidation. This is <sup>a</sup> sacrificial oxide used to remove the Nitride contamination (which could lead to thinning of gate-oxide) at the FOX to Well interface. The target thickness for the Kooi oxide is 1000A and the Bruce furnace recipe is that will be used is 310. The oxide is grown at 1000C, and the soak time is <sup>45</sup> minutes.

Remove the Kooi oxide in BOE  $(\sim 60$  seconds), followed by an RCA and Megasonics clean. While the wafers are going through the cleaning process, prepare Tube <sup>4</sup> on the Bruce furnace for gate oxidation. The tube must be cleaned using TCA for <sup>20</sup> (or even longer) minutes prior to gate-oxide growth. The tube clean should be performed with the paddle

27

and the wafer boat inside the tube. <sup>A</sup> new Bruce furnace recipe needs to be created with ramp up from 800°C to 1000°C in dry-O<sub>2</sub> and 40-minute soak time in oxygen ambient.



Fig 4.8 Crossection after gate-oxidation



Fig 4.9 Simulation of the gate oxide growth

### 4.2.6 Polysilicon Deposition

Polysilicon is commonly used as the conductive material for the gate. The greatest advantage attained by using polysilicon, is the ability to control the metal work function of the device. By doping the poly with either boron or phosphorus, the work function can be changed. It has become <sup>a</sup> common practice in the IC industry to use n+ poly for the NMOS device and p+ poly for the PMOS device. The advantage of using p+ poly over n+ poly for the PMOS device is discussed in Section <sup>6</sup> as a process improvement suggestion.

In the sub-micron CMOS process, the poly thickness is 4200A, and is n+ (phosphorus) doped. The poly should be thick enough to block the subsequent implants, to prevent contamination of the gate oxide. The thickness selected will block implants up to <sup>95</sup> KeV. Polysilicon is deposited in the ASM CVD ate a temperature of  $610^{\circ}$ C. The gas used in this process is Silane. As Silane breaks down at this temperature, it coats the tube and any material in it with silicon. Deposition time should be calculated from the control charts in MESA. Since the PW-3 CMOS Process calls for 6000A, the time required for the poly deposition would
be half that. It is also recommended to include few control wafers with 1000A oxide so as to measure the poly thickness on the Tencor Nanospec.

# 4.2.7 Doping the Polysilicon

The polysilicon is phosphorus doped, making it n+. Due to the unavailability of in-situ doping and <sup>a</sup> 6" Ionimplanter, a simpler method, although primitive by standards, is used. Spin-on dopant, N-250 from Allied Signal, is used to dope the poly. This method is used in the current PW-3 CMOS Process.

The spin-on dopant is applied onto the wafers at 3000 RPM, followed by an oven bake (solvent bake), in the Blue-M Oven, at  $200^{\circ}$ C. The wafers are then annealed in the Bruce Furnace at 1000°C for 7.5 minutes. The wafers should not be soaked for a long time due to the possibility of contaminating the gate-oxide.

The thermal process forms a thin layer of Phospho-Silicate Glass, which needs to be removed before the next step. The wafers are placed in the BOE bath for a minute to etch away the 'skin'.

### 4.2.8 Gate Lithography

This is the most critical lithography in the CMOS process. The smallest feature is 0.5 microns, which calls for an optimized lithography process. The wafers should be primed with HMDS and then baked at 100°C in the Blue-M oven, prior to sending them through the Track. The SSI 6" Coating track will be used to apply <sup>a</sup> uniform coating of the i-line resist, with the primer dispense turned off. The wafers will then be exposed using the gate mask. SSI Track will again be used for developing.

### 4.2.9 Defining the Gate

Polysilicon can be etched either in the GEC Cell or the DryTek Quad. Both tools accept 6" wafers. If the GEC tool is used for etching the poly gate, use SF6 and CHF3 gases at a pressure of <sup>50</sup> mTorr and a power of <sup>40</sup> watts. The etch rate on a 4" wafer with these settings was determined to be <sup>300</sup> A/min. However, if the Drytek Quad is to be used, the pressure, power and ratio of the gas composition needs to be determined from the log sheets or MESA. It is very important to stop at the gate oxide, as it acts as the buffer zone for the n- LDD implant. Use the dummy wafers from the poly deposition step to calculate the etch rate of polysilicon. In addition to this, the plasma etch should be anisotropic, producing near-vertical sidewalls. Figure 4.9 shows the crossection expected after the polysilicon etch.



Fig 4.10 Crossection after polysilicon etch

# 4.2.10 N- and P- Source/Drain Implant

The Sub-micron CMOS process uses lightly doped drain/source (LDD) regions to minimize hot carrier effects. Hot carriers affect the device performance over time, the most important being the shift in threshold voltage. In NMOS transistors, LDD' s are used for devices smaller than <sup>1</sup>  $\mu$ m, and for  $0.8\mu$ m or smaller in PMOS transistors.

The S/D lithography mask is same as the p-well mask. The lithography is performed on the 5X Canon i-line stepper. The wafers undergo a phosphorus implant with a dose of 5 x  $10^{13}$   $\text{cm}^{-2}$  at energy of 65 KeV.

The wafers are then ashed and send through the resist coating line on the SSI track, preparing them for the next lithography step. The mask used is the inverse of the n-LDD. The implant species for forming the P- LDD is BF2. The main reason behind this being the fact that the resulting implant energy that the boron atom gets is ~23% of the total energy. Using  $BF<sub>2</sub>$  is an advantage where low energy implants are not possible. The dose for this  $implant$  is 4 x  $10^{13}$   $cm^{-2}$  at an energy of 75 KeV. Finally, plasma strip the photoresist and perform an RCA and Megasonics clean. The anticipated crossection will look as follows.



Fig. 4.11 Crossection showing the LDD' s

### 4.2.11 Formation of the Source & Drain

The final implants are the source and drain implants. These will be at a higher concentration than the n- and the p- implants. The first step in the sequence for forming the n+ and the p+ region is the deposition of low temperature oxide (LTO) . This will be performed in the ASM CVD. The gases used for LTO deposition is silane and oxygen and the deposition temperature is  $400^{\circ}$ C. The target thickness is 6500Å, resulting a fairly planar surface. Deposition time has to be calculated from the SPC charts in MESA or from the log sheets.

Next step calls for an etch-back of the LTO. Anisotropy is the key at achieving sidewall spacers. The pressure and time were determined in a previous project by the author, which has to be verified before performing the etch on the device wafers. The optimized recipe for the GEC Cell is:  $CF_4 = 25$  sccm,  $H_2 = 5$  sccm, pressure is set at 100 mTorr, the RF power is <sup>60</sup> watts and the platen temperature is 19.2°C. After a successful etch-back, the crossection should be identical to figure 4.11. The SEM crossection (figure 4.12) clearly illustrates the sidewalls along the poly line.



Fig. 4.12 Crossection after LTO etch-back



Fig. 4.13 SEM micrograph of sidewall spacers

After forming the spacers a lithograph step, using the same mask for n- LDD, opens windows for the NMOS S/D high dose implant. This phosphorous implant is 3.25 x  $10^{15}$   $\rm cm^{-2}$ with an energy of <sup>85</sup> KeV. After removing the photoresist, another lithography using the p- LDD mask defines areas for the PMOS S/D implant. This implant uses BF2, which can produce shallow junctions. The dose is  $6.0\,$  x  $10^{15}\,$   $\rm cm^{-2}$ , and the energy is <sup>120</sup> KeV. The implant current should not exceed 30  $\mu$ A, as this will cause polymerization of the photoresist that cannot be removed by any means, even in

the well known piranha etch (Sulfuric acid <sup>+</sup> Hydrogen Peroxide) !

The next step involves a dry etch. This is the removal of the 150A over the S/D regions of the devices. To prevent lateral etching, leading to the thinning or loss of the sidewalls, an anisotropic etch is required.

After RCA clean, the wafers will need to be annealed. The annealing step is performed in the Bruce Furnace at 900°C, for 10 minutes in an inert ambient. The crossection and simulation results are show in figures 4.13, 4.14 and 4.15, respectively. The expected junction depths are shown on the simulation graphs. It's highly recommended to have a high flow of nitrogen to prevent oxidation of the polysilicon or the source/drain regions. Any oxide present will affect the silicide process later on.



Fig 4.14 Crossection after S/D implant and anneal



Fig 4.15 Simulation of NMOS S/D implant and anneal



Fig 4.16 Simulation of PMOS S/D implant and anneal

# 4.2.12 Titanium (Self Aligned) Silicide

As the devices keep shrinking and the demand for faster devices keep rising, the contact technology becomes more challenging. Contact resistance can cause a hindrance to achieving faster devices. Silicides are therefore commonly used by the IC industry to reduce the contact resistance. Some of the most common silicides are tungsten silicide (WSi<sub>2</sub>), cobalt silicide (CoSi<sub>2</sub>) and titanium silicide (TiSi<sub>2</sub>). This process uses titanium silicide, due to its process simplicity. Previous studies carried out by the author showed that better results are obtained when an RTP is used for the thermal steps in the formation of the silicide<sup>[4]</sup>.

The formation of titanium silicide is <sup>a</sup> three-step sinter process using the RTP. During the thermal steps, titanium chemically reacts with silicon to produce the very low resistive alloy (TiSi<sub>2</sub>). The process of forming the silicide begins with deposition of titanium. 1100A of titanium metal is sputtered at a pressure <sup>5</sup> mTorr in Argon ambient, with <sup>a</sup> pre-sputter time of <sup>10</sup> minutes. The presputter time should be longer if the target hasn't been used for a while. The DC power depends on the size of the target used, which could be either 4" or 8". The actual deposition time has to be calculated from the log sheets.

Titanium di-silicide, also called titanium silicide, cannot be patterned using conventional etch techniques, whereas Titanium can easily be etched in <sup>a</sup> hot ammonium hydroxide and peroxide solution. Taking this into account, the formation of TiSi<sub>2</sub> is broken down into 3 main parts. A study here at RIT has shown that RTP annealing produces good results for the formation of the Silicide. First thermal phase  $(700^{\circ}C, 30$  seconds in N2 ambient) forms Titanium mono-silicide, <sup>a</sup> high resistive material, compared to its latter, the disilicide. Since titanium only reacts with silicon, the presence of the oxide sidewall spacers will inhibit the formation of silicide. This selective silicidation is also referred to as self aligned silicide or Salicide.

The second step, which is a wet etch, removes any unreacted titanium. The chemical solution consists of ammonium hydroxide (NH<sub>4</sub>OH), hydrogen peroxide (H<sub>2</sub>O<sub>2</sub>) and DI water in <sup>a</sup> ratio of 1:1:5, respectively. The final thermal step (800°C, 30 seconds in N2 ambient) forms titanium disilicide. During this thermal step, silicon is consumed and it is able to determine the thickness of the silicide using the Tencor Alphastep.

The graphical crossection and a SEM crossection are shown in figures 4.16 and 4.17.

39



Fig. 4.17 Formation of Titanium Silicide



Fig. 4.18 SEM Micrograph of TiSi<sub>2</sub>

# 4.2.13 Contact Cuts

After the formation of titanium silicide, 4000Å of LTO is deposited. This is done in the ASM CVD at deposition temperature of 400°C. The gases used are silane and oxygen. At this temperature, silane and oxygen chemically reacts forming silicon dioxide as <sup>a</sup> by-product. An optional densification of LTO can be performed after the deposition. The contact cut lithography opens windows where aluminum has to make contact with the underlying material. The overlay for contact cut, as in all previous lithography steps, is critical. Misalignment could lead to open circuits.

The wafers are then dry etched in the DryTek Quad. There currently exists <sup>a</sup> process for LTO etch, which is used in the Factory CMOS process. The gases used are CHF3 and  $SF_6$ . A little over-etch is recommended to quarantee that the LTO has been etched all the way down.

# 4.2.14 Metallization

Aluminum is still the choice of metal in the IC industry due to its process simplicity and fairly low sheet resistance (copper being the lower, hence becoming more popular in the recent years) . This CMOS process utilizes aluminum due to the presence of a robust metallization process, migrated from the current CMOS PW-3 process.

Aluminum is DC sputtered in the CVC <sup>601</sup> Sputterer. The sputter pressure is 5 mTorr and the gas used is argon. The target material is an aluminum/silicon alloy (99% Al, and 1% Si). The presence of silicon greatly reduces

'spiking' of aluminum, leading to shorting within the devices. The pre-sputtering for <sup>10</sup> minutes will remove any contaminants present on the target surface. The target thickness for aluminum is 5000A. The sputter time needs to be determined from the SPC charts or the log sheets.

The final lithography step defines the metal contacts. While coating Photoresist, it is not necessary to use HMDS, as it has good adhesion to metal surfaces. Better resolution can be attained if an Anti-Reflective Coating (ARC) is used. The metal mask defines region where aluminum will be etched. The exposure time needs to be reduced to compensate for the highly reflective surface.

As of now, there is no dry-etch process for aluminum here at RIT, but there exists <sup>a</sup> possibility in the near future. At that point, plasma etching should be used for etching the aluminum. Currently, wet etching of aluminum using <sup>a</sup> mixture of phosphoric acid and nitric acid at 50- 55C, is used. It will be undesirable for sub-micron features due to its isotropic etching.

After the wafers are thoroughly rinsed, they go through the final thermal step. Sintering is performed at

42

400°C in forming gas  $(H_2N_2)$  for 20 minutes. This ensures a very good contact to the underlying material, by chemically removing the native oxide found at the interface of aluminum and silicon. The final crossection of the device is shown below.

The final step called Sintering will reduce the interface charges and contact resistance. This is performed in Bruce Furnace Tube 1 at 400°C in forming gas (H2N2) for 20 minutes.



Fig 4.19 Crossection of the Finished Product

### 5. PROCESS & DEVICE SIMULATION

MicroTec by Siborg Systems was the software used to simulate the process as well as extract device characteristics. MicroTec uses the diffusion-drift model for simulation of the thermal and implant steps. It is optimized to run on a 386-based machine running Microsoft Windows 3.1/95/98/NT/2000. The following window will appear when the program is launched.



Fig 5.1 MicroTec' s user interface

Examples of the input deck for MicroTec are shown in figures 5.2 and 5.3.

Silvaco's SUPREM3 simulation package was also used to simulate certain diffusion and oxide growths. Unlike MicroTec, the Silvaco package can perform multiple

oxidation steps and etches, and therefore is considered as

an advanced simulator.







Fig 5.3 Device simulation input file for <sup>a</sup> PMOSFET

### 5.1 Simulation Results and Discussion

The NMOS and the PMOS devices were simulated separately. The results were charted and verified with the target values. Charts 5.4, 5.5 and table 5.1 summarize the results generated by MicroTec.



Table 5.1 Summary of simulation results for 0.5um devices



\* Before breakdown

The NMOS simulation verified that this process is capable of attaining the target, which was 0.8 volts. The PMOS device displayed <sup>a</sup> higher threshold voltage, which is due to the n+ polysilicon gate. The solution to this is to use p+ polysilicon, which can easily lower the threshold voltage. The IC Industry implements dual work functions for better control of the device characteristics.

The Early voltage was measured by extrapolating the curve in the saturation region until it intersected the xaxis. Decreasing the doping will reduce the Early voltage, but it will also increase the threshold voltage. The trade-off will be poor subthreshold characteristics, but the FET will be a good current source.

The correlation between the calculated values from Section 2 to the simulated values for the 0.5µm transistor is shown Table 5.2. Please refer to the Simulation section in Appendix <sup>1</sup> for the detailed charts on how the values were extracted.

Parameter	Calculated	Simulated	Comments
Threshold Voltage (V)	0.83	0.8	
Early Voltage (V)	14.96	16	Better
Subthreshold swing (mV/decade)	93	90	Better
Off-state current (A)	$~10^{-13}$	$~10^{-14}$	Better
Max Drive Current (mA)	0.69	0.5	Acceptable

Table 5.2 Comparison table for NMOS

Hand-calculations were not performed for the PFET devices, hence omitted from the table above. Almost in all cases, the simulated transistor is better than the 'theoretical' one. The simulated transistor showed better subthreshold swing (S). The off-state current, ideally, should be as small as possible. This determines whether the transistor can be used in logic circuits. If there is any leakage current, the transistor will never be off, and therefore will consume power.

Figures 5.6 and 5.7 shows the family of curves for the NMOS and the PMOS transistors, respectively. For both devices, the gate voltage increased by 0.25 volts increments, while varying the drain voltage from <sup>0</sup> to <sup>5</sup> volts. The values for the source current versus drain potential were used to plot the chart for the PMOS

transistor, hence the vertically flipped chart. Both devices clearly display channel length modulation, depicted by the positive slope of the lines in the saturation region as the drain voltage is increased. The slope is <sup>a</sup> combination of other effects such as drain induced barrier lowering  $(DIBL)^{[1]}$ , and therefore is not wholly due to the channel length modulation. In simple terms, DIBL is the increase in drain current as the drain voltage is increased. This is <sup>a</sup> well-explained phenomenon and is clearly shown in figures 5.8 and 5.9 (junction leakage is ignored) for both devices.





Using p+ poly for the PMOS transistor has its advantages, the main one being the control of the threshold voltage. In-situ doping is the most desired method of depositing polysilicon with different work functions. The conventional method of doping by spin-on-dopant or the ion implanter adds complexity and multiple mask levels to the process. P+ poly increases the metal work function,  $\Phi_{\text{ms}}$ , by 1.12eV, resulting in <sup>a</sup> lower threshold voltage. The higher metal work function also improves subthreshold characteristics of the device. Using MicroTec, this same process with p+ poly was simulated. The chart below clearly shows the threshold voltage as -0.88 volts, which is significantly better than the PMOS device with n+ polysilicon. The target for the PMOS transistor is -0.8 volts.



Fig 5.10  $V_t$  extrapolation chart for PMOS with  $p+$  poly

50

### 6. CONCLUSIONS AND FUTURE WORK

Creation of the sub-micron process for RIT involves the development of various steps. Most of the current steps used in the P-well CMOS, will require modification and optimization, as any process migration would. An easier way to approach this would be to employ Design of Experiments (DOE) . The ultimate goal here is to use the sub-micron CMOS Process as a teaching tool. Some of the recent studies have been successful in characterizing certain dry-etching processes, which needs to be verified before students in the Factory class can use it.

Simulation of the process revealed that the new process is capable of going down to 0.5µm channel lengths. The use n+ polysilicon retards the threshold voltage for the PMOS devices. However, the NMOS devices display great potential as a very good current source. The threshold voltage, both calculated and simulated, for the 0.5um device was found to be  $0.8$  volts, which was the target  $V_t$ also.

Devices with channel lengths as small as 1um are now being fabricated using this process. These wafers will be on the test bench by the end of November 2000, barring unforeseen circumstances.

Future predictions for RIT's CMOS technology, as predicted by the author, are as follows:

Name	Advancements	
RIT's Advanced CMOS	STI, W Plugs, CMP	
MEMS + CMOS	On board CMOS+Sensors	
'Metal-less' CMOS	Silicon based Optoelectronics, III-V Semi + Silicon CMOS, retro-grade wells	

Table 6.1 RIT's CMOS road-map

### 7 . REFRENCES

- 1. Stanley Wolf, Silicon Processing for the VLSI Era Volumes I, II & III, Lattice Press, Sunset Beach, California
- 2. J.R. Brews, W. Fitchner, E.H. Nicollian, "Generalised Guide for MOSFET Miniaturization," IEEE Electron Device Letters, Vol. EDL-1, No.l, pp. 2-4, January 1980
- 3.G.E. Rittenhouse, W.M. Mansfield, A. Kornbilt, "Sub-O.lum NMOS Transistors Fabricated Using Laser-Plasma Point Source X-Ray Lithography," IEEE Electron Device Letters, Vol. 16, No. 7, July 1995
- 4. S. Bhaskaran, "Formation of Sidewall Spacers and Titanium Salicide for RIT's Sub-micron CMOS," 14<sup>th</sup> Annual Microelectronic Engineering Conference, Rochester, NY (1996)
- 5. Lynn F Fuller, "CMOS PW-3 MESA Process Details Lab Notes," Rochester Institute of Technology, Rochester, NY (1999)
- 6. Lynn <sup>F</sup> Fuller, "RIT P-Well-3 CMOS Process Crossections Lab Notes," Rochester Institute of Technology, Rochester, NY (1999)
- 7. Ton Mouthaan, "Semiconductor Devices Explained Using Active Simulation," John Wiley & Sons Ltd., New York, NY, pp. 256-293 (1999)
- 8. Yannis P. Tsividis, "Operation and Modeling of The MOS Transistor," McGraw-Hill Inc., New York, NY
- 9. Dieter k. Schroder, "Semiconductor Material and Device Characterization," Wiley-Interscience, New York, NY, pp. 394-396 (1998)

APPENDIX A - DETAILED PROCESS FLOW



- Boron doped P-type wafer
- Four Point Probe to calculated p  $\overline{1}$

 $\rho = \frac{\prod}{\ln 2} \times \textbf{Water Thichness } \times \frac{\textbf{V}}{\textbf{I}}$ 

- Scribe wafers D1-D3
- **RCA** Clean
- Equipment: RCA Wet Bench
- HPM (10 min), HF (1min), APM (10 mins), HF (1min), with 5min DI Rinse in between each bath. Ĭ





Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran





- Deposit 1500A Nitride
- Equipment: ASM 6" CVD  $\overline{1}$
- Use recipe for Factory nitride deposition, include a control wafer  $\overline{1}$
- Measure thickness on control wafer  $\overline{1}$





Microelectronic Engineering at RIT<br>Mindpower for Tomorrow's Technology

Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran

58





- Etch Nitride
- Equipment: DryTek Quad
- Gases:  $SF_6$ , 250mTorr





Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran



Design of RIT's Sub-micron CMOS Microelectronic Engineering at RIT<br>Mindpower for Tomorrow's Technology

July 2000 S. Bhaskaran



61



- Plasma strip the Photoresist
- Equipment: DryTek quad or Branson Asher
- **RCA** clean
- Equipment: RCA Wet Bench
- Grow 5000 A oxide
- Equipment: Bruce Furnace<br>• Recipe 350
	-
- Pyrogenic Steam ambient Ï
- Temp =  $1100^{\circ}$ C, time = 48 minutes Ï





Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran



- Complete etch of Nitride layer
	- Equipment: DryTek Quad
		- Implant  $\mathbf{B}_{11}$
- Equipment: Varian 120 Ion Implanter
- Species =  $B_{11}$ , Dose = 2.5 x 10<sup>13</sup> ions/cm<sup>2</sup>
- results in surface concentration of  $\sim$  2.5 x 10<sup>17</sup> cm<sup>-3</sup>
	- $Energy = 50 keV$





Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran

# P-Well Drive-in

- Well Drive-in
- Equipment: Bruce Furnace Tube 01
	- Recipe: Create a new one
- Soak in  $N_2$  for 210 min,  $T = 1100$ °C
- Measure junction depth
- Equipment: Groove and Stain Lapper
- Approximate depth for P-Well =  $2.5 \pm 0.5 \mu m$ Ï
- Approximate Depth for N-Well =  $3.2 \pm 0.5 \mu m$  $\overline{1}$





# After Drive-in (P-Well)

MicroTec Simulation Output after drive-in (Net Doping Profiles)



Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran



65
## After Drive-in (P-Well)

SILVACO Simulation Output after drive-in (Net Doping Profiles)



Concentration (/cm3)





MicroTec Simulation Output after drive-in (Net Doping Profiles)



Microelectronic Engineering at RIT Mindpower for Tomorrow's Technology

# After Drive-in (N-Well)

Silvaco Simulation Output after drive-in (Net Doping Profiles)



Concentration (/cm3)

Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran



#### Grow Pad-Ox

- Etch thick oxide, 10 min in BOE
	- Equipment: Wet BOE Bench  $\overline{1}$
- **RCA** Clean
- Equipment: RCA Wet Bench
- Grow 500A Pad Oxide (Beginning of second LOCOS)
- Equipment: Bruce Furnace
- · Recipe: 250
- Ambient: Dry  $O_2$ , Temperature: 1000°C, Time: 48 minutes





#### Deposit Nitride

- Deposit 1500A Nitride
- Equipment: ASM 6" CVD Furnace
- Gases: DCS + NH3 1
- Time: Calculate time from Control Charts  $\overline{1}$





## Active Lithography

- Coat Photoresist
- Equipment: SSI Track  $\overline{1}$
- Use factory standard recipe  $\mathbf{I}$





# Active Lithography Contd.

- Expose using Level 2 mask
- Equipment: Canon i-line Stepper
	- 2nd Level mask (Active Mask)
- Develop on SSI Track
- Etch Nitride
- Equipment: DryTek Quad  $\overline{1}$
- Gases: SF<sub>6</sub>, 250mTorr  $\mathbf{1}$





#### Strip Resist

- Plasma strip resist
- Equipment: DryTek Quad (Chamber 3) or GaSonics Asher Ï
- $-$  Time: TBA





## Field VT Lithography

- Coat Photoresist on Trac
	- Equipment: SSI Track
- Use factory standard recipe
	- Level 3 Photolithography
- Equipment: Canon i-line Stepper
- 3rd Level mask (Field  $V_t$ : (inverse n-well mask ored with active shrunk (1  $\mu$ m)))
	- Develop on SSI Track  $\overline{1}$





## Channel Stop Implant

- Channel Stop Implant
- Equipment: Varian 120 Ion Implanter  $\overline{1}$
- Species =  $B_{11}$ , Dose =  $8 \times 10^{13}$  ions/cm<sup>2</sup>  $\overline{1}$ 
	- $Energy = 100 \text{ keV}$  $\overline{\mathbf{I}}$





## Channel Stop Implant





Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran



### Strip Photoresist

- Plasma strip photoresist  $\bullet$
- Equipment: DryTek Quad (Chamber 3) or GaSonics Asher Ï
- Time: TBA Ï





#### FOX Growth

- **RCA** Clean
- Megasonic cleaning recommended
- FOX growth
- Equipment: Bruce Furnace
- Recipe: Create a new process
	- Desired thickness =  $6500A$  $\overline{1}$
- Ambient = Steam, Temp =  $1100^{\circ}$ C, time = 60 minutes Ï







FOX Growth - 'Bird's Beak' Simulation

# Remove Silicon Nitride

- **Etch Silicon Nitride**
- Plasma etch Silicon Nitride Ï
- Equipment: DryTeK Quad Ĩ
- Gases: SF6, 250mTorr  $\overline{\phantom{a}}$
- Process under development  $\overline{\phantom{a}}$







- Etch pad oxide in BOE
- Equipment: Wet BOE bench Ï
	- $-$  Time: 60 seconds
- **RCA** Clean





## Kooi Oxide Growth

- Grow 1000A Kooi Oxide
- Equipment: Bruce Furnace<br>• Recipe: 310  $\overline{1}$ 
	-
- Ambient = Steam, Temp =  $900^{\circ}$ C, time = 45 minutes  $\overline{1}$





# Blanket V<sub>t</sub> Adjust Implant - Optional

- Implant  $B_{11}$
- Equipment: Varian 120 Ion Implanter
- Species =  $B_{11}$ , Dose = 1x 10<sup>12</sup> ions/cm<sup>2</sup>
	- $Energy = 40 keV$
- Peak of implant to be below Kooi oxide







- Etch Kooi Oxide
- Equipment: Wet BOE Bench
	- Time: 90 Seconds
- **RCA** Clean
- Grow Gate Oxide
- Equipment: Bruce Furnace
- Recipe: Create new Recipe
- Ambient = Dry  $O_2$ , Temp = 900°C, time = 40 minutes  $\frac{1}{2}$







Oxide growth simulated using SILVACO



Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran

Microelectronic Engineering at RIT<br>Mindpower for Tomorrow's Technology





### Gate Lithography

- Gate Lithography
- Poly Etch
- 1 minute Wet-etch in BOE to remove Phospho-Silicate Glass
- Dry etch poly
- · Equipment: DryTek Quad
- Gase:  $SF_6 + O_2$
- Time: To be determined from SPC Charts







Expose wafers using inverse of N-well Mask  $\bullet$ 





#### LDD Implant

- Implant  $\mathbf{P}_{31}$
- $-$  Dose 5 x 10<sup>13</sup>, energy = 65 KeV







July 2000 S. Bhaskaran

# Simulation of n-LDD Implant

Simulation of the implant in to the S/D region



Concentration (/cm3)



Poly as a Mask

The 4200Å Polysilicon is adequate for blocking the n-LDD implant



Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran

> Microelectronic Engineering at RIT Mindpower for Tomorrow's Technology



### Strip Photoresist

Strip resist in the asher  $\bullet$ 





Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran

# PMOS P-S/D Lithography

- Photolithography for defining PMOS S/D implant
- Mask is same as level 1 (N-Well Mask)







- Implant $\rm BF_2$
- Dose  $4.0 \times 10^{13}$ , energy = 75 KeV  $\overline{1}$
- $-$  Use peak at AMU=49





Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran

Simulation of p-LDD Implant

Silvaco simulation of the p-LDD implant



Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran

Microelectronic Engineering at RIT<br>Mindpower for Tomorrow's Technology

#### Strip Resist

Plasma strip photoresist  $\bullet$ 





#### LTO Deposition

- Deposit LTO
- Equipment: ASM CVD  $\overline{1}$
- Gases: Silane + Oxygen Ī
- Temperature: 400°C 1
- Time: Calculated from log sheets
- Target =  $4000A$  $\overline{\phantom{a}}$





## Sidewall Formation

- Plasma etch-back of LTO
- Equipment: DryTek Quad Ï
	- Gases:  $CF_4 + H_2$
- Measure etch rate prior to etching device wafers Ï
- Do not over-etch  $\begin{array}{c} \end{array}$









Coat and expose using inverse of N-well mask  $\bullet$ 





Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran

## NMOS S/D Implant

- Implant  $\mathrm{P}_{\mathbf{31}}$
- Dose  $3.25 \times 10^{15}$ , energy = 85 KeV





Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran

# PMOS S/D Lithography

Coat and expose using N-well mask




### PMOS S/D Implant

- Implant $\mathrm{BF}_{2}$
- Dose 6.0 x 10<sup>15</sup>, energy = 120 KeV





#### S/D Anneal

- Ash photoresist
- Plasma etch the 150A gate oxide
- RCA clean
- S/D anneal
- $-$  Temp = 900°C, time = 10 minutes





Microelectronic Engineering at RIT<br>Mindpower for Tomorrow's Technology





104

Microelectronic Engineering at RIT Mindpower for Tomorrow's Technology



- **Sputter Titanium**  $\bullet$
- $-$  Pressure = 5 mTorr, presputter = 10 min
- Target =  $1100 A$  $\overline{1}$







- Form Titanium Salicide
- Sinter in RTP at 700°C, 30 sec, N<sub>2</sub> ambient  $\overline{1}$
- Remove unreacted titanium in  $\overline{1}$
- Final sinter in RTP at 800°C, 30 sec, N<sub>2</sub> ambient NH<sub>4</sub>OH:H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>O (1:1:5) mixture  $\overline{1}$







#### LTO Deposition

- Deposit LTO
- Equipment: ASM CVD Ï
- Gases: Silane + Oxygen  $\overline{1}$
- Temperature: 400°C
- Time: To be determined from SPC charts or log sheets
- Target =  $4000 \text{ A}$





## Contact Cut Lithography

- Contact cut lithography
- Equipment: DryTek Quad
- $Gases: CHF3 + SF6$
- Etch rate: To be determined using control wafers I
- Etch time: To be calculated from etch rate Ī







- Deposit Aluminum
- Equipment: CVC 601 Sputterer
- Gas/Pressure: Argon/5 mTorr
- Pre-sputter: 10 minutes
- Sputter time: Calculate from SPC charts or log sheets
- Target thickness = 5000 A
- Metal Lithography
- Etch Aluminum
- Dry/Wet Chemical etch





Microelectronic Engineering at RIT





APPENDIX B - SIMULATION RESULTS





> Microelectronic Engineering at RIT Mindpower for Tomorrow's Technology

NMOS I<sub>d</sub> vs V<sub>g</sub> (Vt Curve)



Design of RIT's Sub-micron CMOS<br>July 2000 S. Bhaskaran



Microelectronic Engineering at RIT

NMOS Family of Curves



Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran

> Microelectronic Engineering at RIT Mindpower for Tomorrow's Technology















Microelectronic Engineering at RIT Mindpower for Tomorrow's Technology

PMOS Family of Curves



Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran









Microelectronic Engineering at RIT Mindpower for Tomorrow's Technology







Recommendations/Future Work



### Upgrade the PMOS!

- Use of p+ poly gate
- Better control of the threshold voltage
- $\varphi_{\text{ms}} = 5.33 \text{ Volts}$
- Will require changes to the layout
- Extra masking steps
- Change in implant dose  $\overline{\mathbf{I}}$



Microelectronic Engineering at RIT Mindpower for Tomorrow's Technology

# Vt for PMOS  $(p+Poly) - 0.5 \mu m$  FET

- N-well implant dose increased to 9e12 cm<sup>-2</sup>
- D/S implant decreased to 4.5e15 cm<sup>-2</sup>





Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran





Channel length modulation has been lowered, leading to a higher Early voltage (~20 volts)



Microelectronic Engineering at RIT

Subthreshold Characteristics



Swing =  $93mV/decade = Better subtireshold swing$ Off-State current  $\sim 10^{14}$ A, but a leakier transistor



Design of RIT's Sub-micron CMOS July 2000 S. Bhaskaran



#### APPENDIX C - INPUT FILES FOR MICROTEC











131

#### 9. ACKNOWLEDGMENTS

The author would like to acknowledge the following for their help and contribution.

- Dr. Lynn F. Fuller Thesis Advisor, RIT
- Dr. Renan Turkman Committee Member, RIT
- Dr. Karl D. Hirschman Committee Member, RIT
- Dr. Michael Obrecht Siborg Systems, Canada
- Dr. Santosh Kurinec Professor, RIT
- Mr. George Lungu Ph.D. Candidate, Imaging Science, RIT
- Mr. Ivan Puchades Graduate Student, Electrical Engineering, RIT