

# Investigation of a Self-Assembled Monolayer as a Cu Diffusion Barrier for Solar Cell Metallization

Anthony F. Aiello, *Member, IEEE*

**Abstract**—Copper diffusion into the silicon bulk is a detrimental obstacle to advanced-CMOS and photovoltaic processes that seek to incorporate copper into the metallization steps because of its deep-level trap nature to carriers. Recent studies have hinted that an organic porphyrin or silane-based self-assembled monolayer (SAM) could be a method of prevention to copper diffusion. Inorganic alternatives using  $\text{TiO}_2$  or Ni may also present a solution. The self-assembly of 5,10,15,20-Tetrakis(4-hydroxyphenyl)-21H,23H-porphine (OHTPP) over  $\text{SiO}_2$  has been examined using atomic-force microscopy (AFM), contact angle measurements, and variable angle spectroscopic ellipsometry (VASE). Results indicate that this particular OHTPP chemistry fails to adsorb to the  $\text{SiO}_2$  substrate. Metal-Oxide-Semiconductor (MOS) capacitors with varying dielectric stacks with and without  $\text{TiO}_2$  over  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$  and gate metals varying between Cu and Ni have been fabricated and analyzed via bias-temperature stress (BTS) capacitance-voltage (C-V) tests. Results indicate that Cu-coated  $\text{TiO}_2$  and Ni MOS stacks with a  $\text{SiO}_2$  insulator show drastic flat band voltage shifting compared to Cu over  $\text{SiO}_2$  or with a  $\text{Si}_3\text{N}_4$  dielectric over  $\text{SiO}_2$ .

**Index Terms**—Bias-Temperature Stress, Copper Diffusion Barrier, Photovoltaics, Self-Assembled Monolayer

## I. INTRODUCTION

THE use of copper in metallization processes for CMOS and various advanced devices is becoming increasingly popular due to the low resistivity ( $1.7 \mu\Omega\text{-cm}$ ) and high resistance to electromigration at elevated temperatures and bias conditions [1] [2] [3]. Although Cu is not typically subjected to high electric fields in photovoltaic applications, it is of interest to replace conventional Al and Ag solar cell contacts with Cu for process compatibility with neighboring CMOS and bipolar circuit designs using Cu metallization and the industry standard dual-damascene process. It is also economically feasible to replace costly silver with copper. Typically, NiSi is used as a barrier between Cu and Si for solar cells, but no barrier exists between the Cu and anti-reflective coating (ARC) which is usually  $\text{Si}_3\text{N}_4$ . Therefore Cu migration into  $\text{Si}_3\text{N}_4$  is also of interest. The use of Cu ultimately results in faster device operation by lowering the RC time constant and could improve the quantum efficiency

of solar cells. However, copper readily diffuses through oxide and into silicon because it has a relatively small ionic radius on the order of  $0.74 \text{ \AA}$  and poorly interacts with the silicon crystalline lattice. As an interstitial within the lattice, Cu will act as a donor and thus the electron configuration of Cu changes from  $1s^2 2s^2 2p^6 3s^2 3p^6 3d^{10} 4s^1$  to  $1s^2 2s^2 2p^6 3s^2 3p^6 3d^{10}$ . This is an unusual configuration as a transition metal, but Cu is the only element of this group that exhibits this electron configuration [4]. The diffusion constant for an unpaired Cu atom in crystalline silicon is well known to be  $0.0047 \text{ cm}^2/\text{s}$  with an activation energy of  $0.43 \text{ eV}$  [5] [6]. The diffusion barrier for Cu in Si is  $0.18 \text{ eV}$ , which is substantially lower than that of the rest of the transition metals, which are usually found to be greater than  $0.6 \text{ eV}$  [4]. Copper, like any other atom, can only diffuse if it overcomes the potential barrier at the junction with its nearest neighbor [7].

## II. THEORY

Copper interstitials within p-n junction diodes are known to cause increased leakage currents because Cu lowers the breakdown electric field of the device. This is due to defects formed by copper precipitates coupled with Fermi effects. Copper is less likely to form precipitates in p-type silicon than in n-type silicon [4]. Copper acts as a deep level trap in the silicon bulk and consequently lowers the minority carrier lifetime because of its high electronegativity ( $1.9$ ) [8] [4]. A possible remedy for this is to instill gettering sites during fabrication to trap any Cu interstitials that find their way into the bulk [1]. The effect of copper on silicon dioxide has been thoroughly studied and the results vary substantially between each experiment [8] [4] [9]. It has been shown that copper causes a decrease in lifetime and breakdown electric field of the oxide. However, the differences found in each experiment are most likely due to variation in contamination levels, the number of gettering sites in the silicon, and the concentration of copper precipitates at the oxide-Cu interface. High contamination and copper precipitate levels increase the breakdown susceptibility of the oxide. Increasing the number of gettering sites lowers the breakdown effects.

In order to mitigate the detrimental effects of copper traps and impurities, barrier layers must be used before copper deposition [1] [4]. Traditional barriers have consisted of TiN or TaN to name a few. However, the trend in device scaling means that these materials will no longer meet the

Manuscript received May 9, 2014; revised May 11, 2014.

A. F. Aiello is with the Microelectronic Engineering undergraduate program at Rochester Institute of Technology, Rochester, NY.

requirements dictated by ITRS. A possible solution is the use of self-assembled monolayers (SAMs). A successful barrier layer must not only meet scaling requirements, but must also exhibit low resistivity, high resistance to elevated temperature, and compatibility with current fabrication processing [10]. In addition to the above requirements, the SAM must have good adhesion with the silicon or silicon dioxide surface and be able to increase the diffusion barrier to Cu. To prevent diffusion of Cu, it was discovered that molecular chain length and terminal group of the SAM ultimately determine the diffusion barrier height [2]. Longer chain lengths and aromatic ring terminal groups are favorable. SAMs in general are well defined and highly ordered, but only if the molecules can adhere to the substrate [11]. Therefore a standard RCA clean prior to SAM deposition should be performed to remove contaminants and silate the surface. Mitigation of copper diffusion and proof of good surface adhesion of porphyrin-based and silane-based SAMs has been shown by fabrication and testing of MOS capacitor structures and through AFM surface analysis [2] [11] [12] [13] [14]. The SAMs exhibit excellent step coverage and are easily deposited by vapor-phase deposition or by a wet chemical process. SAMs have been shown to be thermally stable up to 700 °C [15]. Metallated SAMs may be of interest due to the electronegativity of the metal ion. A metallated chemistry by definition is simply an organic compound in which a metal ion has been substituted.

Organic SAMs can be characterized by AFM, contact angle measurements, variable-angle spectroscopic ellipsometry (VASE), and capacitance-voltage (C-V) bias-temperature stress (BTS) tests. The contact angle for a SAM film should be high (>60 °) because of its highly ordered morphology causing a hydrophobic nature. The effectiveness of inorganic barriers is typically quantified using the BTS test. Soaking a MOS capacitor under a  $\pm 1$  MV/cm electric field at a temperature in the range of 200 °C – 250 °C will cause mobile ions in the oxide to drift from the gate to a known position under positive gate bias, and then shift back under a negative gate bias [16]. This allows the mobile ion density to be quantified using (1), where  $N_m$  is the mobile ion density,  $\Delta V_{FB}$  is the maximum change in flat band voltage between the zero stress state to positive stress state and positive stress state to negative stress state,  $C_{max}$  is the accumulation capacitance,  $q$  is elementary charge, and  $A$  is the gate area.

$$N_m = \frac{\Delta V_{FB} C_{max}}{qA} \quad (1)$$

The BTS method allows mobile ions to be independently quantified from the total oxide charge density which consists of mobile, trapped, oxide fixed, and interface charge. Shift direction is independent of substrate type and only depends on the applied bias [16]. The total oxide charge  $N_{ss}$  is found using (2), where  $C_{ox}$  is oxide capacitance and  $\phi_{ms}$  is the metal-semiconductor work function.

$$N_{ss} = \frac{C_{ox}(\phi_{ms} - V_{FB})}{qA} \quad (2)$$

Only the mobile ion density will be of interest here. An organic SAM using the OHTPP chemistry will first be analyzed. Two inorganic barriers consisting of TiO<sub>2</sub> and Ni will then be characterized using the BTS method.

### III. EXPERIMENTAL PROCEDURE

The OHTPP solution was formed by dissolving 5,10,15,20-Tetrakis(4-hydroxyphenyl)-21H,23H-porphine in acetonitrile at 24 °C for a 0.15 mM concentration. Samples of 500 nm thermally grown SiO<sub>2</sub> over n-type <100> Si were either prepared by an RCA clean or a 15 minute piranha clean (20:1 H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>SO<sub>4</sub>) at 125 °C. This particular RCA clean started with a 10 minute bath at 75 °C in a 50:3:3 concentration of H<sub>2</sub>O:NH<sub>4</sub>OH:H<sub>2</sub>O<sub>2</sub> to remove organic contaminants followed by a 5 minute deionized (DI) water bath. A 50:1 H<sub>2</sub>O:HF dip at 24 °C for 30 seconds removes any oxide formed from the previous baths then another DI water rinse followed. The second portion of the RCA clean consisted of a 50:3:3 concentration of H<sub>2</sub>O:HCl:H<sub>2</sub>O<sub>2</sub> at 75 °C for 10 minutes to remove inorganic contaminants followed by a DI water rinse and spin-rinse-dry (SRD). The samples were immersed in the OHTPP SAM solution for 24 hours, then rinsed with acetonitrile, air dried, and stored in a dark container. Analysis by AFM, contact angle, and VASE followed directly afterwards.

Six different MOS capacitor types were then fabricated using new, high grade 6 – 7 Ω-cm Si <100> 6" wafers. One p-type wafer received a 50 nm (measured 47.3 nm ± 0.93 nm) dry thermal oxide growth and one n-type wafer received a 25 nm (measured 23.0 nm ± 1.27 nm) dry thermal oxide growth. Both wafers were coated on the topside with photoresist for gate oxide protection and then the wafers were backside implanted with P31 at respective dose and energy of 2×10<sup>15</sup> cm<sup>-2</sup> and 55 keV. The backside oxide was wet etched and the photoresist was then stripped in a hot solvent bath. The wafers were then annealed for 30 minutes at 1000 °C in N<sub>2</sub>. The backside contact was completed by thermally evaporating 600nm of Al at 1 μTorr and then sintering for 15 minutes at 450 °C in N<sub>2</sub>/H<sub>2</sub> for hydrogen passivation. The n-type wafer received a 60 nm (measured 57.8 nm ± 2.99 nm) Si<sub>3</sub>N<sub>4</sub> film deposited by plasma-enhanced chemical vapor deposition (PECVD). Both wafers were then cleaved into quarters to produce a total of eight samples, six of which would be used. Varying gate stacks were then fabricated as shown in Fig. 1.




Fig. 1. Schematic of varying MOS capacitor gate stacks fabricated for analysis.

The TiO<sub>2</sub> was deposited by electron-beam evaporation at 0.6  $\mu$ Torr. The Cu, Ni, and Al were all thermally evaporated at 3  $\mu$ Torr through a shadow mask to create the MOS gate areas, which is shown in Fig. 2. Film thickness was taken using the tool thickness monitor with well-established tooling factors.




Fig. 2. Stainless steel shadow mask with a 0.005" thickness. The circular integrity of the cuts deteriorated as the diameter decreased, therefore the 714  $\mu$ m diameter (0.004 cm<sup>2</sup>) was chosen for MOS analysis.

BTS C-V testing was carried out using a Materials Development Corporation C-V test station with an HP4284A LCR meter and hot chuck with a dark box. The test signal was maintained at 1 MHz with a 50 mV amplitude. Each sample was measured before the BTS at 24 °C. The temperature was then ramped to 250 °C and the sample was soaked for 5 minutes at that temperature. During the ramp and soak, the sample was biased at 7 V. The sample was then cooled to 35 °C and a C-V plot was taken. The process was then repeated with a -7 V bias. The respective electric fields for 50 nm SiO<sub>2</sub>, 10 nm TiO<sub>2</sub> on 50 nm SiO<sub>2</sub>, 60 nm Si<sub>3</sub>N<sub>4</sub> on 25 nm SiO<sub>2</sub>, and 10 nm of TiO<sub>2</sub> on 60 nm Si<sub>3</sub>N<sub>4</sub> on 25 nm SiO<sub>2</sub> were found to be, using the measured thicknesses, 1.48 MV/cm, 1.22 MV/cm, 0.87 MV/cm, and 0.77 MV/cm. The capacitor area was verified to be 0.004 cm<sup>2</sup> following evaporation through the shadow mask. Series resistance effects were deducted from the capacitance measurements since a backside contact was used with a 650  $\mu$ m thick wafer. The p-type and n-type wafers had respective series resistances of 360  $\Omega$  and 80  $\Omega$ .

#### IV. RESULTS AND ANALYSIS

Initial AFM results of the OHTPP SAM over SiO<sub>2</sub> appear to indicate good adsorption as shown in Fig. 3. However, after repeated processing of other samples following the same deposition process, the results were unable to be replicated as shown in Fig. 4a. An AFM of SiO<sub>2</sub> is shown in Fig. 4b for

comparison. The repeated attempts appear to be just SiO<sub>2</sub>.




Fig. 3. Initial AFM of OHTPP SAM over 500nm thermally grown SiO<sub>2</sub> on Si appears to indicate that the SAM is present in comparison with other finds [11] [12] [2].




Fig. 4a. (left) AFM of a repeated OHTPP SAM deposition over a new sample of SiO<sub>2</sub> on Si appears to indicate that the SAM did not deposit. 4b (right) shows an AFM of SiO<sub>2</sub> for comparison.

Contact angle measurements reveal that this particular OHTPP SAM was not present over the SiO<sub>2</sub> film as shown in Fig. 5. If the SAM film was present, the contact angles would likely be greater than 60°. The measured contact angles in Fig. 5 appear to be over SiO<sub>2</sub>. The piranha clean causes a more hydrophobic surface than the RCA clean, which leaves a dehydrated surface causing higher contact angles over the hydrophilic amorphous SiO<sub>2</sub>.




Fig. 5. Contact angle measurements using 1  $\mu$ L of DI water over SAM and SiO<sub>2</sub> samples with varying cleans. Top left is OHTPP SAM over piranha-cleaned SiO<sub>2</sub>. Top right is OHTPP SAM over RCA-cleaned SiO<sub>2</sub>. Bottom left is piranha-cleaned SiO<sub>2</sub>. Bottom right is RCA-cleaned SiO<sub>2</sub>.

VASE measurements using a Woollam HS-190 initially found a 1.492 nm  $\pm$  0.0281 nm (mean-squared error (MSE) = 16.45) film present over the SiO<sub>2</sub> using a Cauchy model with coefficients of A = 1.45, B = 0.01  $\mu$ m<sup>2</sup>, and C = 0.00  $\mu$ m<sup>4</sup>, and k = 0. However, a repeated measurement resulted in 0.000 nm

$\pm 0.388$  nm (MSE = 186.4). Measurements with a non-zero mean were unable to be obtained again in different sample locations and with different samples using an identical deposition process.

BTS results for the MOS capacitor structures of Fig. 1 are shown in Fig. 6 and Fig. 7. The  $\text{TiO}_2$  and Ni samples on p-type Si show large flat band shifts of 15.5 V and 11.8 V respectively. The Cu on  $\text{SiO}_2$  on p-type only shifts 2.07 V. Flat band shifting with the  $\text{Si}_3\text{N}_4$  dielectric is severely mitigated. The  $\text{TiO}_2$  sample on n-type Si shifts 0.93 V while the Cu and Ni samples shift only 0.09 V and 0.05 V respectively.




Fig. 6. C-V BTS results of MOS samples on p-type Si. Top left shows the Cu on  $\text{SiO}_2$ , top right shows the Cu on  $\text{TiO}_2$ , and bottom shows Ni on  $\text{SiO}_2$ .




Fig. 7. C-V BTS results of MOS samples on n-type Si. Top left shows the Cu on  $\text{Si}_3\text{N}_4$ , top right shows the Cu on  $\text{TiO}_2$ , and bottom shows Ni on  $\text{Si}_3\text{N}_4$ .

## V. CONCLUSIONS

The OHTPP SAM did not successfully adsorb to an  $\text{SiO}_2$  surface with the proper preparation and deposition steps. Therefore this particular chemistry would not be ideal to use as a Cu barrier. Other chemistries such as allyltrichlorosilane and trichloro(octadecyl)silane may prove to be more successful than the OHTPP SAM. However, these chemistries

pose extreme health hazards and caution would have to be taken during processing. Despite this, the deposition process of organic SAMs is very simplistic and would be ideal to implement for a photovoltaic metallization process.

The BTS results showed that  $\text{TiO}_2$  and Ni would be poor choices for a Cu barrier film over  $\text{SiO}_2$  due to the high density of mobile ionic contamination present. Possible causes may be ionic interaction with the Cu. However, further analysis with other material combinations should be done to investigate this. Mobile ions were severely hindered over the  $\text{Si}_3\text{N}_4$  film. Only  $\text{TiO}_2$  showed a fairly significant shift. However, it would be feasible to conclude that Cu and Ni could be safely deposited on solar cells over  $\text{Si}_3\text{N}_4$  while using a conventional NiSi barrier over Si.

Oxide charges may have been reduced with this process flow by performing the gate oxide growth before the Al backside contact rather than as the first step. This would lessen the probability of introducing contaminants and charge. The photoresist used as a topside protectant may have also introduced some injected charge or ionic contamination. An RCA clean was not performed in this process because the wafers were pulled from factory-new box. However, one should ideally be performed directly before the gate oxide is to be grown. The furnace tube should also be cleaned with TransLC to mitigate the possibility of any contamination during oxide growth. Since all wafers were processed with consistency, the flat band shifts and mobile ion densities found from C-V analysis should be considered valid and accurate.


## ACKNOWLEDGMENT

The author wishes to thank Surendra Gupta for AFM images, Satish Kandlikar for access to the contact angle tool, and Scott Williams for providing the necessary chemistry and laboratory tools for SAM deposition. Eric Pethybridge assisted with electron-beam evaporation of  $\text{TiO}_2$  and Karine Florent deposited  $\text{Si}_3\text{N}_4$  by PECVD. Cleanroom tool assistance and safety was provided by Sean O'Brien, Richard Battaglia, Thomas Grimsley, Patricia Meller, and John Nash.

## REFERENCES

- [1] R. Jaeger, *Introduction to Microelectronic Fabrication*, Upper Saddle River: Prentice Hall, 2002.
- [2] A. Krishnamoorthy, K. Chanda, S. P. Murarka, G. Ramanath and J. G. Ryan, "Self-assembled near-zero-thickness molecular layers as diffusion barriers for Cu metallization," *Applied Physics Letters*, vol. 78, no. 17, pp. 2467-2469, 2001.
- [3] J. Tao, N. Cheung and C. Hu, "Electromigration Characteristics of Copper Interconnects," *IEEE Electron Device Letters*, vol. 14, no. 5, pp. 249-251, 1993.
- [4] A. Istratov and E. Weber, "Physics of Copper in Silicon," *Journal of The Electrochemical Society*, vol. 149, no. 1, pp. G21-G30, 2002.
- [5] R. N. Hall and J. H. Racette, "Diffusion and Solubility of Copper in Extrinsic and Intrinsic Germanium, Silicon, and Gallium Arsenide," *Journal of Applied Physics*, vol. 35, no. 2, pp. 379-397, 1964.
- [6] W. M. Haynes, Ed., *CRC Handbook of Chemistry and Physics*, 94 ed., Taylor and Francis Group, 2013.
- [7] C. Kittel, *Introduction to Solid State Physics*, 8 ed., Hoboken: John Wiley & Sons, Inc, 2005.

- [8] H. Dallaporta, M. Liehr and J. E. Lewis, "Silicon dioxide defects induced by metal impurities," *Physical Review B*, vol. 41, no. 8, pp. 5075-5088, 1990.
- [9] J. Cluzel, F. Mondon, D. Blachier, Y. Morand, L. Martel and G. Reimbold, "Electrical Characterization of Copper Penetration Effects," in *40th Annual International Reliability Physics Symposium*, Dallas, 2002.
- [10] H. Yan, Y. Tay, M. Liang, Z. Chen, J. Pan and H. Xu, "Amorphous Metallic Thin Films as Copper Diffusion Barrier for Advanced Interconnect Applications," in *Electronics Packaging Technology Conference*, 2009.
- [11] Hong Zhang, Ye Ma, Zuhong Lu and Z.-Z. Gu, "Self-assembly films of tetrakis(hydroxyphenyl) porphyrins," *Colloids and Surfaces A: Physicochemical and Engineering Aspects*, Vols. 257-258, no. ISSN 0927-7757, pp. 291-294, 2005.
- [12] M. Khaderbad, K. Nayak, M. Yedukondalu, M. Ravikanth, S. Mukherji and V. Rao, "Metallated Porphyrin Self Assembled Monolayers as Cu Diffusion Barriers for the Nano-Scale CMOS Technologies," in *Nanotechnology, IEEE Conference on*, Arlington, TX, 2008.
- [13] M. Khaderbad, R. Pandharipande, V. Singh, S. Madhu, M. Ravikanth and V. Ramgopal Rao, "Porphyrin Self-Assembled Monolayer as a Copper Diffusion Barrier for Advanced CMOS Technologies," *Electron Devices, IEEE Transactions on*, vol. 59, no. 7, pp. 1963-1969, 2012.
- [14] M. Khaderbad, U. Roy, M. Yedukondalu, M. Rajesh, M. Ravikanth and V. Ramgopal Rao, "Variable Interface Dipoles of Metallated Porphyrin Self-Assembled Monolayers for Metal-Gate Work Function Tuning in Advanced CMOS Technologies," *Nanotechnology, IEEE Transactions on*, vol. 9, no. 3, pp. 335-337, 2010.
- [15] S. Sharma, M. Kumar, S. Rani, A. Singh, B. Prasad and D. Kumar, "Deposition and evaluation of self assembled monolayer as diffusion barrier for copper metallization for integrated circuits," in *Proceeding of International Conference on Recent Trends in Applied Physics and Material Science*, 2013.
- [16] E. H. Snow, A. S. Grove, B. E. Deal and C. T. Sah, "Ion Transport Phenomena in Insulating Films," *Journal of Applied Physics*, vol. 36, no. 5, pp. 1664-1673, 1965.



**Anthony F. Aiello** (M'2012) was born in Utica, NY in 1991. He is presently enrolled in the undergraduate microelectronic engineering program at Rochester Institute of Technology, Rochester, NY and slated to graduate in May 2014 with highest honors. He has been accepted into the electrical engineering graduate program at the University of Michigan, Ann Arbor, MI where he will study analog design and semiconductor device engineering.

He has worked at three companies for cooperative work experiences and internships. Previous job titles include semiconductor device engineer at Northrop Grumman, Linthicum, MD (summer 2013, summer – fall 2012), optical materials engineer at Laboratory for Laser Energetics, Rochester, NY (winter 2011), and memory applications engineer at the Air Force Research Laboratory, Rome, NY (summer 2011). His current and previous research include thin film copper diffusion barriers for CMOS and photovoltaic applications, mass discontinuity at a well-barrier interface for quantum applications, BiCMOS SiGe heterojunction bipolar transistor characterization, modeling, and process optimization, and CMOS and bipolar device SPICE modeling.

Mr. Aiello is currently an active member in the IEEE Electron Devices Society as well as in Tau Beta Pi. Awards include the Rochester Engineering Society IEEE scholarship (2013) and Certificate of Appreciation for 180nm silicon germanium bipolar transistor development, Northrop Grumman Electronic Systems Symposium (2013). He has co-authored a paper with Heather Howard titled Improving the Performance of High-Laser-Damage-Threshold, Multilayer Dielectric Pulse-Compression Gratings through Low-Temperature Chemical Cleaning (2012)