

Etching for Dual Damascene Fabrication

Samuel Rodens, Rochester Institute of Technology

Abstract—Dual damascene fabrication requires precise dry-etching. Two different methods were investigated: via-first and trench-first. It was found under conditions tested with that micromasking occurred, which was caused by damage to the resist. This caused the dielectric regions to be etched in the unmasked regions, as well as causing significant roughness. However, both etch techniques were found to have the capability of being used in a university dual damascene process.

Index Terms—Dual Damascene, trench, via, micromasking, copper interconnects, RIE etch

I. INTRODUCTION

COPPER interconnects have revolutionized the semiconductor industry. Copper exhibits a 30% to 40% drop in the resistive-capacitive (RC) delay, when compared against aluminum. This is because the permittivity of copper is significantly lower than aluminum. This is shown in Equation 1. However, a significant problem with using copper is that it cannot be plasma etched. This problem was solved with the Dual Damascene process.

A Dual Damascene process involves several layers of interlevel dielectric (ILD) being etched to create a void where the copper can be deposited. The excess copper is then removed from the top through a method called chemical-mechanical planarization (CMP). There are two main components in a Dual Damascene: the via and trench. These are shown in Figure 1. The via acts as the connection between the metal 1 and 2 line. The trench is part of the metal 2 design, and connects to the via at the interconnects. The trench is generally wider than the via to allow for easier alignment. There are several different methods of creating a Dual Damascene. The two basic methods are a trench-first etch and via-first etch, which are shown in Figure 4. Both of these methods were investigated in this experiment. The metallization and CMP have already been successfully

implemented at RIT, and therefore focus was placed on the etch component of the process [1].

Equation 1: Calculation of RC.




Figure 1: Dual Damascene Structure.

II. PREVIOUS WORK

Keerti Kalia designed a via-first dual damascene at Rochester Institute of Technology in 2007 for Senior Design. Kalia was able to successfully deposit and adhere Copper, Tantalum, and Tantalum Nitride onto the dual damascene. In addition, CMP did show some promising results. Though there was some dishing and erosion, this should have been expected given the wide variety of pitch and bias dimensions.

However, the etch component had many more challenges. As shown in Figure 2, the via was significantly under etched. The via is only 15-25 percent of the depth that it was intended to be. In addition, the anisotropy is poor due to the use of buffered oxide etch (BOE), and possibly from the pressure being too high in the dry etch recipe, as shown in Figure 3. In addition, the silicon dioxide undercut the nitride. Therefore, the focus for this experiment was focused on the etch component of the dual damascene process.

$$RC = \frac{\rho L^2 k_{ILD}}{t_{metal} t_{ILD}}$$

ρ = resistivity of interconnect metal
 L = length of interconnect metal
 t_{metal} = thickness of the metal
 k_{ILD} = permittivity of ILD
 t_{ILD} = thickness of ILD




Figure 2: Kalia dual damascene structure showing SiO₂ undercutting of Nitride




Figure 3: Kalia Dual Damascene Structure with 3μm via and 8μm trench.

III. PROCESS FLOW

The via-first and trench-first design both started with the same starting layers. A thermal oxide was grown to 8000 Angstroms for use as the bottom ILD. Then 1500 Angstroms of silicon nitride (Si₃N₄) was deposited through plasma enhanced chemical vapor deposition (PECVD). This was used as an etch stop between top and bottom ILD. Last, 8000 Angstroms of tetraethyl orthosilicate (TEOS) was deposited through PECVD. This served as the top ILD.

Method	Etch Step	Etch Times (min)
Via-First	Via (1st ILD)	11
	Nitride	1.083
	Via (2nd ILD)	11
	Trench	11
Trench-First	Trench	11
	Via	22

Table 1: Etch Times for vias and trenches

Nitride RIE Etch	
Power	200 W
Pressure	100 mTorr
SF ₆	20 sccm
Etch Rate	1588 Å/min


Table 2: Nitride etch specifications

The via-first etch process starts with first level g-line lithography. The via mask has multiple different line and space dimensions for comparison of the varying etch rates. After photo lithography, the wafers are etched to remove the TEOS, nitride, and then thermal oxide.

TEOS/Thermal Oxide Etch	
Power	200 W
Pressure	70 mTorr
CHF ₃	65 sccm
Ar	65 sccm
O ₂	5 sccm
TEOS Etch Rate	814 Å/min
SiO ₂ Etch Rate	350 Å/min

Table 3: TEOS/Thermal Oxide etch specifications

The recipes are listed in Table 1,2, and 3. The thermal oxide needed to be etched for a much longer period,






Figure 8: Trench-first Dual Damascene 3 μm via and 8 μm trenches

C. Change thermal oxide to TEOS

Changing the thermal oxide to TEOS would reduce the etch time as TEOS has a much faster etch time, and would greatly reduce the amount of damage that might take place. In addition, it would be more practical, since thermal oxide cannot be grown below the interconnect in a fully processed IC.

D. Addition of a metal hard mask

The addition of a hard mask is probably the best solution to the problem. The TEOS would not have damage, since it would be protected by a metal, preferably aluminum layer. Since Aluminum is more selective than resist it would allow for the possibility for deeper trenches and vias. Figure 9 shows the cross-section with an aluminum hard mask.




Figure 9: Cross of via etch with metal hard mask

E. Harden resist through UV radiation and extended hard bake

This process involves flood exposing the resist after it has already been developed for several minutes, and then baking it between fifteen minutes to one hour between 130-200 degrees C. This would allow the resist to be able to survive under higher thermal temperatures, and be able to endure under the high stress of the plasma. However, the method does not work for all resists, and does not work for all UV wavelengths. Generally the wavelength is around 224 nm, however, some do work for i-line wavelengths as well. In addition, it is much more difficult to strip the resist afterwards. Stanford and Berkeley both have tools that do this, however, they heat the wafer while it is being flood exposed and currently our university does not have this

capability. However, there has been some research on this process without doing them simultaneously.

VI. CONCLUSION

Dual damascene fabrication requires a well defined etch process. Via-first and trench-first etch processes were completed. Under the recipes that were used micromasking occurred, and the underlying TEOS to become pitted and over etched. The surface roughness was great enough, that the wafers could not go through CMP. However, both etch techniques were found to have the capability of being used in a university dual damascene process.

ACKNOWLEDGMENT

I would like to thank Dr. Michael Jackson, Keerti Kalia, Dr. Sean Rommel, Gurigbal Josan, David Pawlik, David Grund, Sean O'Brien, and the Semiconductor and Microsystems Fabrication Laboratory staff.

REFERENCES

- [1] Kalia, Keerti. "Cu Dual Damascene: Design and Fabrication". May 2007.
- [2] Jiun-Yu Lai, PhD. "Mechanics, Mechanisms, and Modeling of the Chemical Mechanical Process" February 2001.
- [3] Suzuki, Kazuaki and Smith, Bruce. "Microlithography: science and technology". CRC Press, 2007.
- [4] Wolf, S. "Silicon Processing for the VLSI Era: Volume 4 – Deep-Submicron Process Technology". Lattice Press, California 2002.
- [5] P. Singer, "Making the Move to Dual Damascene Processing," *Semiconductor International*, August 1997, p. 79
- [6] Stanford Labmembers Semiconductor Nanofabrication Facility Home page. < <https://spf.stanford.edu/SNF> >. 5/01/09