

Integration of Nickel Monosilicide (NiSi) into an RIT SMFL NMOS Device

Phu Do

Abstract—A nickel silicidation process has been developed for the Semiconductor & Microsystems Fabrication Laboratory (SMFL) at Rochester Institute of Technology (RIT). NiSi and Ni₂Si were obtained in doped source/drain and polysilicon gate regions respectively at rapid thermal annealing (RTA) condition of 500°C for 60 seconds. The sheet resistance of nickel silicide in both regions was measured to be 0.45Ω/□ – 0.5Ω/□. Nickel silicide was also integrated into an RIT NMOSFET process where silicide was formed over the S/D and polysilicon gate regions. Rutherford Backscatter and x-ray diffraction data showed the formation of NiSi phase in the S/D region and Ni₂Si in the polysilicon region. Preliminary electrical data from NiSi S/D NMOS showed an increase in drain current by about 1.5 orders of magnitude, an increase in threshold current by 1 order of magnitude, a decrease in threshold voltage by ½, and significantly better gate control.

Index Terms—Nickel Silicide, NiSi, NMOS Integration, RBS, XRD, Silicide.

I. INTRODUCTION

AS CMOS technology transitions between process nodes, the junction depths and contact cuts for the source/drain regions are decreased. It is important that the materials used to form metal contacts to these regions have extremely low contact and sheet resistances. One class of material that meets such strict requirements is a silicide - a low resistivity alloy that forms between silicon and several metals. Titanium silicide (TiSi₂) and cobalt silicide (CoSi₂) have been thoroughly studied in industry and implemented into modern devices. However, alternative silicides are needed to ensure further device advancements due to the limitations of these traditional silicides. TiSi₂, for example is an ideal technology for larger linewidths (greater than 0.25 μm), but due to the linewidth dependence on its resistivity, it is not applicable for smaller geometries. One attractive alternative is nickel monosilicide (NiSi). NiSi has been reported to have comparable resistivity as traditional silicides, yet consumes less silicon during formation. NiSi also exhibits considerably

less line width dependence, is formed with a single thermal treatment, and has a relatively planar silicide-silicon interface. However, implementation of NiSi into future generation devices has been delayed by the limited knowledge of its thermal stability and process integration.

The objective of this work is to develop and implement a nickel silicidation process into a MOSFET device at RIT. The RIT SMFL 2μm NMOS process was used to fabricate transistors in which nickel silicide was formed in the source/drain as well as the polysilicon gate region. The Rutherford backscatter spectroscopy (RBS) technique was used to determine the specific nickel silicide phase(s) and thickness formed in the S/D and gate regions. In addition, x-ray diffraction (XRD) was used to confirm the presence of nickel silicide in the respective regions of interest. Nickel silicide S/D and gate NMOS device has been fabricated using RIT SMFL 2μm NMOS process in conjunction with the normal NMOS device for baseline comparison of performance.

II. EXPERIMENTAL PROCEDURES

A. Nickel Silicidation Process Development

The development of nickel silicidation was done using 6" p-type silicon wafers with sheet resistance in the range of 620-680 Ω/□. Each wafer was divided into four regions as shown in Fig. 2.1.




Fig. 2.1. Division of wafer for nickel silicidation experiment.

This work is part of capstone design project for a B.S. degree in Microelectronic Engineering at the Rochester Institute of Technology (RIT), Rochester, NY. The results of the project were first presented as part of the 23rd Annual Microelectronic Engineering Conference, May 2005 at RIT.

P. Do is with the Microelectronic Engineering Department, RIT.

The upper two regions are highly doped N⁺ silicon and polysilicon regions representing the conventional source/drain and polysilicon gate MOSFET respectively. The lower two regions are the starting P⁻ silicon region and non-doped polysilicon

region. These lower regions is anticipated to represent future SFET and FinFET source/drain and gate region where the conventional S/D and polysilicon gate doping will be completely replaced by silicides. More emphasis will be placed on studying the upper two regions. Results from these highly doped regions will be critical in the subsequent integration of nickel silicide into a NMOS device.

All starting wafers were cleaned using the standard RCA clean method common in the semiconductor industry. The RCA cleaning is necessary to minimize metal and organic contamination. A pad oxide with thickness of 50nm was thermally grown in dry O₂ ambient on all wafers, and a low-pressure chemical vapor deposition (LPCVD) polysilicon film with a thickness of 200nm was deposited on top of the grown oxide. The polysilicon and pad oxide were then completely removed from half of each wafer, with the major flat oriented as shown in Fig. 2.1, using dry etch chemistry with positive photoresist protecting the other half of the wafer. The protective photoresist was then removed and a new coat of photoresist was spun. The newly spun photoresist was then removed from half of each wafer with the axis perpendicular to that of the remaining polysilicon and pad oxide. This is to block the subsequent ion implantation process. All wafers were then implanted with P³¹ ions having energy of 75 KeV. The protective photoresist was then removed and all wafers were annealed in a thermal furnace at temperature of 1000°C for dopant drive-in and activation. Upon the completion of the thermal process, all oxide grown during the thermal drive-in was removed from the surface of the wafer by wet etch in HF chemistry. This was followed by a RCA clean with an additional HF dip at the end prior to metal deposition. The wafers were immediately loaded into the CVC 601 sputter tool and allowed to pump down overnight with at least 10 minutes heating to promote faster outgasing of the chamber. Nickel metal, with thickness comparable to that of the polysilicon and oxide stack, was sputtered onto all wafers at base pressure of less than 5×10^{-6} Torr and deposition pressure of 5.0 ± 0.1 mTorr in an argon ambient (~ 17.0 sccm). A thin titanium capping layer was also sputtered on top of the nickel layer to prevent oxidation and contamination of the nickel metal layer prior to silicidation without breaking vacuum.

Each wafer was RTP annealed at different time and temperature. The specific process details may be found in Table I. The temperature was varied from 500°C to 750°C for a duration of 60 sec or 120 sec. The pyrometer temperature sensors of the RTP were limited to a range of $\sim 380^\circ\text{C}$ or above, and the stabilization of such low temperature was not adequate. Therefore, no runs were done at temperature below 500°C where Ni₂Si was known to be formed at.

Once the silicidation process has completed, all un-reacted nickel and the titanium capping layer were removed by wet etching in 1 part H₂SO₄ : 2 part H₂O₂ at 90°C for at least 30 sec. The removal of titanium is evident by the reddish discoloration of the chemical solution.

B. Nickel Silicide NMOS Integration

Upon the successful study of nickel silicidation, the optimal silicidation process and parameters were used to implement nickel monosilicide into an NMOS device at RIT. The robust RIT SMFL 2 μm NMOS was chosen for the nickel silicide implementation. The chosen process has NMOS transistors with the critical gate dimension ranging from 0.4 μm to 48 μm , a gate oxide thickness of 31nm, and a polysilicon gate thickness of 350nm. In addition to regular poly-gate transistors, the design also has metal gate as well as metal gate with field oxide (403nm) devices.

Similar to the conventional use of silicide in device fabrication, the integration of nickel silicide was targeted in the source/drain regions as well as the polysilicon gate. The NiSi integration began after the S/D and poly gate dopant implantation. Once P³¹ dopant has been implanted, a S/D thermal annealing step at 1000°C was done in a tube furnace to repair crystal damage and active the dopant. This step was done prior to the silicidation process to avoid any unknown and unwanted transformation of the silicide that could have taken place at such high temperature. To avoid any shorting of the source/drain and poly gate, an oxide sidewall spacer was used to provide the necessary spacing between the areas. Nickel silicidation only occurs where the nickel metal is in direct contact with silicon substrate or polysilicon areas. The sidewall spacer was made base on the combine thickness of the polysilicon and the oxide gate stack (360nm). Therefore it was unknown at the time whether the sidewall spacer's width was thick enough to successfully account for the lateral encroachment of the silicide during silicidation. Fig. 2.2 shows the complete details of the silicide integration steps.




Fig. 2.2a. Nickel silicide integration process flow.




Fig. 2.2b. Nickel silicide integration process flow.

III. RESULTS AND DISCUSSION

A. Nickel Silicidation Process Development

Table I show the sheet resistance (R_s) of the silicon and polysilicon surface after silicidation. The sheet resistance for all regions was in the range of 0.50-1.18 Ω/\square prior to RTP annealing. In term of sheet resistance, results for RTP anneal at 500°C were the lowest, suggesting the presence of the NiSi phase. There is a slight increase in sheet resistance for annealing temperature at 520°C for 120sec. Assuming lower noise level in the R_s Mapper tool, the results suggest the initial transformation of the NiSi into NiSi₂ and that the slight increase in R_s is due to the slight mixture of NiSi₂ with NiSi silicide phase. The R_s values for the RTP anneal at 750°C clearly show the presence

TABLE I
POST RTP ANNEALING SHEET RESISTANCE

RTP Condition		R_s (Ω/\square)			
Temp (°C)	Time (sec)	N+ Si	N+ Poly	P- Si	Poly-Si
500*	60	0.45	0.58	0.50	0.59
520	120	0.41	0.93	0.60	0.94
750**	60	1.45	6.86	0.55	4.95

*After the removal of all un-reacted metals, the wafer received an additional RTP anneal at identical time and temperature. A negligible difference in R_s was found.

**After annealing, a yellowish discoloration was observed around the outer edge of the wafer with bare silicon. A whitish line of discoloration was observed on the surface of both polysilicon regions. The yellowish discoloration was due to the initial reaction of Ti metal.

of predominantly NiSi₂ phase characterized by significantly higher R_s . In addition, significant visual changes were observed on the wafer surface after the RTP process. On the side with the substrate silicon exposed, yellow colored rings

were seen near the edge of the wafer. This discoloration has been seen before in other project involving titanium silicide. Therefore, it was hypothesized that the discoloration seen here was the initial reaction of the titanium capping layer since the nickel metal was thinnest near the edge of the wafer.

In order to observe the effect of subsequent thermal processes on the newly formed silicide, the wafer was given an additional RTP anneal at 500°C for 60sec after the wet etch removal of all un-reacted metals. The resulting change in R_s measured after the second RTP anneal was found to be negligible. This suggests that the silicide was able to withstand subsequent thermal processing such as the sinter process at 450°C.

Clearly, the optimal silicidation condition to obtain NiSi with the lowest sheet resistance is at 500°C based on the limited runs shown in Table I. To further investigate the actual phase(s) formed on this particular wafer, a sample from the doped silicon and the doped polysilicon were sent out for RBS analysis. The sample was taken from another wafer with RTP treatment at 500°C for 60sec. No wet etching chemistry was done to remove the un-reacted metals. An RBS analysis is capable of distinguishing between different nickel silicide phases as well as the depth of the silicide. Fig. 2.3 shows the results obtained from the RBA analysis.





Fig. 2.3a. RBS analysis of the doped silicon region with RTP treatment at 500°C for 60sec.



The RBS plots give the surface markers for each element found. These markers are found near the x-axis in the shaded rectangular box. In Fig. 2.3b for example, the oxygen surface marker is found near the channel value of 300 where as the nickel surface marker is found around 680. If an element's peak is found on its surface marker, then that element is located on the surface of the sample. For Fig. 2.3b, the Ti peak is found directly on its surface marker which can be interpreted as being located on the surface of the sample. The Ni peak is found slightly to the left of its surface marker which suggests the actual location of the nickel to be immediately following that of Ti. The cross-sectional view in Fig. 2.3b depicts the correct order of the film stack. Similar analysis applies to the doped silicon sample in Fig. 2.3a. The RBS analysis also gives the absolute composition ratio of each element in a film. For the doped silicon sample, 100% of Ti with a concentration of 6×10^{17} atoms/cm² was found. There is exactly a 1:1 ratio of Ni:Si found below the Ti layer. This clearly indicates the predominant presence of NiSi phase as concluded from the Rs results. However, the Ni:Si ration found on the polysilicon sample was 2:1 which clearly correlates to the predominant presence of Ni₂Si phase. This is the initial silicidation phase of nickel silicide with Rs value slightly higher than that of NiSi. The presence of Ni₂Si is due to an incomplete phase transformation during the RTP anneal step. A longer annealing time is needed to completely transform this phase into the targeted NiSi phase.

The concentration of each film given by the RBS results can be converted into actual film thickness through the relationship shown in equation 1. To ensure proper conversion, the atomic

density of each film composition must be known. Refer to equation 1.

$$t = \frac{T \sum (M_i F_i)}{\rho N_A} \quad (1)$$

t = actual thickness

M = atomic mass

ρ = atomic density

T = RBS thickness

F = fraction ratio

$N_A = 6.025 \times 10^{23}$ atoms/mole

The atomic density of the Ni₂Si and NiSi has been reported as 6.09×10^{-2} atoms/Å³ and 4.11×10^{-2} atoms/Å³ respectively [18]. These correlate to the thickness of 188nm and 219nm for the Ni₂Si and NiSi film respectively. From the calculated silicide thicknesses, the silicidation rates were calculated to be 3.13nm/sec and 3.65nm/sec for doped silicon and polysilicon areas respectively. However, there was no trace of pure nickel left on the surface of both samples as shown by the RBS results. This gives rise to some ambiguity as to whether the silicidation actually took place throughout the entire 60sec anneal. If the silicidation was shorter than 60sec due to total consumption of available nickel metal, then the rates could be higher. There must be some presence of un-reacted nickel after the RTP process in order give total confidence into the rates obtained. Nonetheless, the RBS analysis did provide a confirmation of NiSi phase in the doped silicon area and Ni₂Si phase in the polysilicon area.

XRD analysis was also done on a sample taken from the undoped silicon region with RTP treatment at 500°C for 60sec. All un-reacted metals were removed via wet etch prior to the analysis. Refer to Fig. 2.4 for details.




Fig. 2.3. XRD analysis of undoped silicon with RTP treatment at 500°C for 60sec. All un-reacted metals were etched off prior to analysis.

Result from the XRD analysis indeed confirmed the results found from the RBS analysis. There is clearly a predominant presence of NiSi phase in the sample with a trace presence of Ni₂Si.

Based on the results obtained from Rs measurements, RBS analysis, and XRD analysis, it can be concluded that the optimal RTP treatment condition for the formation of NiSi is at 500°C. The duration of the RTP treatment must be vary to accommodate for the desired silicide thickness.

B. Nickel Silicide NMOS Integration

The nickel silicide integration processes in Fig. 2.2 were carried out in conjunction with the normal NMOS device. To

ensure sufficient source of nickel during the silicidation process, a thick layer of nickel was deposited with thickness comparable to that of the oxide/polysilicon gate stack (360nm). A Ti capping layer was also used as shown in Fig. 2.2. Immediately after the RTP treatment, there was significant lift-off of the metal stack in the spacing between each die as well as the perimeter of the wafers. These were areas covered in field oxide. Therefore, it was not unusual for such lift-offs to occur especially with such thick metal stack. Microscopic inspection did not show any lift-off taken place within any device dies. The RTP treatment was done at 500°C for 60sec. After all un-reacted metals have been removed, visual inspection showed a difference in shading of areas where nickel silicides were formed. The surfaces of these areas seemed to be significantly more reflective than that of the control NMOS wafers. There were signs of "burn-in" visible near the alignment marks as well as the printed text areas. In addition, the thin polysilicon gate line seemed to be darker than usual. It was unclear whether the sidewall spacers were still present through optical microscope inspection.

After the contact holes were etched, all wafers were cleaned using standard RCA cleaning process. An additional diluted HF dip was done to remove all oxide on the contact holes. However, significant changes were observed on the silicide S/D regions wafers after these two steps. As seen in Fig. 2.4, the contact holes on the S/D regions were completely removed. The silicide surfaces were also rougher and no longer had the highly reflective surface seen before.




Fig. 2.4. Top down view of a 2 μ m transistor with and without nickel silicide (right and left respectively). The contact holes of the silicide S/D on the right image were completely removed, and the surfaces were significantly rougher with darker boundary. The contact hole on the polysilicon appeared to be in normal condition.

Due to time constraints, no further investigation was done to determine the cause of such deterioration. However, the root of the problem was suspected to be from the RCA cleaning process. Visual inspection was done prior to the RCA clean, and no such effect was evident. Notice the strict boundary of the surface deterioration ending precisely at the active area boundary. This suggested that the silicide surface in the active areas were reacting with some component of the RCA clean process. Such reaction might have caused a lift-off of some silicide in the area, and thereby removed all the contact. The dark shaded boundary around the active area was likely the result of TEOS field oxide rupture during the lift-off process.

Although the poly-silicide gate remained intact, it is probable that the oxide sidewall spacers no longer exist. No meaningful electrical results were obtained from any poly-silicide gate device. All results seem to suggest a shorting

between some critical areas such as the source, drain, and/or poly-silicide gate. In addition, prior to the deposition of nickel metal, the gate oxide etch in BOE as well as the additional HF dip could have significantly undercut the gate oxide or removed the sidewall spacer all together. Such event could dramatically result in undesired electrical test results. The normal NMOS device wafers perform as expected.

There was one type of NMOS device found to function normally in both the silicide and non-silicide wafers. Meaningful electrical results were obtained from the 24/42 μ m aluminum gate with field oxide device. The field oxide, gate oxide, was 403 nm thick, and the aluminum metal gate was 660 nm (center) thick. Refer to Fig. 2.5 for a top-down view of the devices.




Fig. 2.4. Top down view of a 24-42 μ m transistor with and without nickel silicide (right and left respectively). Similar issue with contact holes and silicide lift-off in the active areas as describe in Fig. 2.4.

Direct comparisons between the silicide and non-silicide devices show that there are significant differences between the two types of device. The silicide S/D device shows significantly more gate voltage control and higher drain current. The drain currents increase by about 1.5 orders of magnitude relative to that of the normal NMOS. This suggests that there is indeed some silicide remaining in the S/D regions despite the contact holes lift-off. In term of threshold voltage (V_t) and transconductance (g_m), the silicide device shows a leftward shift in the threshold voltage by about half the V_t value of the normal device. The G_m value of the silicide also doubles that of the normal device. Refer to Fig. 2.5 and 2.6 for details.




Fig. 2.5a. Overlay of silicide and non-silicide NMOS device family of curves. Significant increase in drain currents observe in the silicide S/D device.




Fig.2.5b. Normal NMOS device family of curves. This is a 24/42 μ m NMOS device with filed oxide as gate dielectric and aluminum metal as gate.




Fig. 2.5c. Silicide S/D NMOS device family of curves. This is a 24/42 μ m NMOS device with filed oxide as gate dielectric and aluminum metal as gate.




Fig. 2.6. IDS vs. VGS of silicide and non-silicide NMOS devices. With silicide S/D, the V_t was shifted leftward by half, and the G_m was doubled.

IV. CONCLUSION

A nickel silicide process yielding low sheet resistance NiSi has been successfully developed at RIT. The most optimal silicidation condition was established to be at 500°C yielding sheet resistance in the range 0.450 Ω/\square to 0.600 Ω/\square . In addition, a nickel silicide integration process has been

developed to incorporate NiSi into RIT device fabrication. Additional experiments are needed to validate the integration process and investigate the effect of subsequent RCA cleaning on exposed silicide surfaces. Electrical test results show significant improvement in drain current and greater gate voltage control for device with nickel silicide on source/drain regions. This corresponds to the doubling of the device transconductance value as well as shifting the threshold voltage leftward by about half the V_t of non-silicide device.

In order to qualify the results and process development of this project, further studies are needed in the improvement of the sidewall spacer process and determine the degree of lateral encroachment of silicide in the S/D regions. In addition, an investigation is needed to determine the specific cause of the lift-off issue found in the RCA cleaning process. Perhaps the subsequent RCA cleaning step can be eliminated altogether to avoid unnecessary complications.

V. ACKNOWLEDGMENTS

The author would like to extend his gratitude to Dr. S. Rommel, principle advisor, for his guidance, direction, and testing assistance throughout the entire project, Dr. S. Kurinec for her assistance in the analysis and discussion of nickel silicidation, Dr. Hirschman and R. Saxer for providing the RIT NMOS process and supports. The author also wishes to thank R. Vega for his discussion on the effect of silicide on MOSFET devices, L. Barron for performing the XRD analysis, and D. Jaeger, E. Woodard, and D. Pawlik for providing the processing supports. The author wishes to extend special thanks to Prof. G. Braunstein of the University of Central Florida for performing and modeling the RBS analysis. Special thanks go to the SMFL staffs and management for their tremendous help during the device fabrication process.

REFERENCES

- [1] Y. Taur, T. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 1998.
- [2] P. Lee, D. Mangelinck, Nickel Silicide Formation on Si (100) and Poly-Si with a Presilicide N₂⁺ Implantation, Journals of Electronic Materials, 30(12), 1554-1559, (2001)
- [3] F. Zhao, J. Zheng, "Thermal Stability Study of NiSi and NiSi₂ Thin Films", Microelectronic Engineering Journal, 71, pp.104-111, (2004).
- [4] M. Tinani, A. Mueller, "In Situ Real-Time Studies of Nickel Silicide Phase Formation," American Vacuum Society, B 19(2), pp. 376-383, (2001).
- [5] B. Froment, M. Muller, "Nickel vs. Cobalt Silicide Integration for Sub-50nm CMOS," ESSDERC, pp.215-218, (2003).
- [6] D. Chi, D. Mangelinck, "Nickel Silicide as a Contact Material for Submicron CMOS Devices," Journal of Electronic Materials, 30(12), pp. 1483-1488, (2001).
- [7] M. Zimmerman, "Investigation of Contact Resistance and Aluminum Spiking during NiSi Nickel Mono-Silicide Formation," Ohio State University Thesis, Columbus, Ohio, http://www.physics.ohio-state.edu/~reu/03reu/REU2003reports/Zimmerman_final.pdf
- [8] S. Wolf, Silicon processing for the VLSI Era: Deep Submicron Process Technology, Lattice Press, 2002.

- [9] S. Jones, S. Walsh, Wet Etching for Semiconductor Fabrication, Unpublished work obtained from Dr. Fuller IC Technology Class.
- [10] M. Jackson, "RIT SEM 707 – Microscopy and Spectroscopy" lecture notes, RIT Material Science and Engineering Department, Spring 2003.
- [11] N. McGuire, "Window on a Small World," *Today's Chemist at Work*, 11(5), pp. 21-24, (2002). <http://pubs.acs.org/subscribe/journals/tcaw/11/i06/html/06inst.html>.
- [12] D. Baselt, "The tip-sample interaction in atomic force microscopy and its implications for biological applications ", Ph.D. Thesis, California Institute of Technology, 1993.
- [13] U. S. Geological Survey Open-File Report 01-041, U.S. Department of the Interior, (2001), URL: <http://pubs.usgs.gov/of/of01-041/html/docs/xrpd.htm>.
- [14] Introduction to X-Ray Diffraction, Material Research Laboratory, University of California, Santa Barbara. URL: <http://www.mrl.ucsb.edu/mrl/centralfacilities/xray/xray-basics/Xray-basics.html#x3>
- [15] Y. Jiang, Nickel Silicidation on n and p-type junction at 300°C, *Applied Physics Letters*, 85(3), pp.410-412, (2004).
- [16] B. Curanovic, Study of Nickel Silicide Processes for Advanced CMOS Application, 21st Annual Microelectronic Engineering Conference, May 2003.
- [17] X. Qu, Thermal Stability, Phase and Interface Uniformity of Ni-Silicide Formed by Ni-Si Solid-State Reaction, *Thin Solid Films*, 462-463, pp. 146-150, (2004).
- [18] A. Franciosi, J.H. Weaver, F.A. Schmidt, Electronic Structure of Nickel Silicides Ni₂Si, NiSi, and NiSi₂, *Physical Review B*, Vol (26) 2, (1982).