

Capacitance-Voltage Analysis of High- κ Dielectric on Strained Silicon

Mike Latham, *Student Member, IEEE*

Abstract—Device characteristics are reported on HfO_2 gate dielectrics deposited by atomic layer deposition (ALD), and jet vapor deposition (JVD) on strained-Si and bulk Si samples. Capacitance-Voltage (CV) analysis of samples shows comparable interface charge levels between strained-Si and bulk Si samples. A flat band shift of -0.5V was noted between the strained-Si and bulk Si for the JVD samples.

Index Terms—Capacitance Measurement, Hafnium, Strain

I. INTRODUCTION

THE scaling of MOSFET devices has allowed for tremendous performance improvements in the semiconductor industry for years. However, with the current trends in scaling the use of a conventional Si-MOSFET will reach its limits by the year 2005 [1]. In order to reach the drive current necessary for the 90nm node a change in the conventional MOSFET structure will be needed. With the introduction of a strained-Si layer in the channel of the device a mobility enhancement can be seen resulting in a higher drive current [2]. Another concern for the continued scaling of MOSFET devices is the SiO_2 gate dielectric. The current devices with 1.3nm gate oxides seem to have reached a fundamental limit with SiO_2 . As the gate oxide thickness is reduced below this thickness the leakage currents present between the gate and the substrate present a major concern. In an attempt to circumvent these fundamental limitations extensive investigations have been done in search of high- κ dielectrics suitable for the replacement of SiO_2 as the gate dielectric in MOSFET devices.

This study investigates the integrability of strained-Si substrates with high- κ dielectrics, Hafnium oxide (HfO_2). Metal Oxide Semiconductor (MOS) capacitors are manufactured using a high- κ dielectric for the oxide on strained and bulk Si

samples. CV measurements are made on each of the capacitors and the traces are compared to determine interface qualities.

II. THEORY

A. Strained Silicon

Strained-Si is being investigated as a direct replacement to bulk Si for MOSFET fabrication. With the introduction of strained-Si into the channel of the device can increase drive currents, while decreasing the power consumption. Strained-Si substrates are fabricated using multiple epitaxial thin film growth steps forming a stack of films on the silicon substrate. The first film grown on the substrate is a Silicon Germanium ($\text{Si}_{1-x}\text{Ge}_x$) heterostructure layer, used as a strain introduction layer. Next, a 10-40nm layer of pseudomorphic silicon is epitaxially grown on the $\text{Si}_{1-x}\text{Ge}_x$ layer. The lattice spacing of the $\text{Si}_{1-x}\text{Ge}_x$ layer is different than that of the Si layer grown on the relaxed $\text{Si}_{1-x}\text{Ge}_x$ layer. This difference in the lattice spacing causes the atoms of the grown Si layer to adjust to match the lattice spacing of the underlying layer. As the Si atoms conform to the underlying layer the lattice is stretched in the lateral direction causing a biaxial tensile strain in the silicon lattice. The introduction of the strain into the Si increases the effective mobilities of the carriers in the strained-Si layer. This mobility enhancement comes about as a result of the energy band splitting of the $\gamma_{2,4}$ conduction bands due to the vertical electric field in the MOS devices [3]. As these energy levels are repopulated the carriers are at a lower energy reducing the effective mass and increasing the low field effective mobilities. The amount of band splitting and the energy band gap throughout the can be calculated using the method presented by Richard based on the percent of Ge contained in the relaxed $\text{Si}_{1-x}\text{Ge}_x$ layer [4].

B. High- κ Dielectrics

As transistors are scaled the gate oxide thickness must also be reduced to maintain a constant electric field in the device. As the thickness of the gate oxide begins to approach 2nm the gate leakage current begins to increase exponentially [5]. These large leakage currents have detrimental effects on the device performance as well as a drastic increase in the power

This work is part of capstone design requirement for a B.S. degree in Microelectronic Engineering at the Rochester Institute of Technology (RIT), Rochester, NY. The results of the project were first presented as part of the 22nd Annual Microelectronic Engineering Conference, May 2004 at RIT.

M. Latham is with the Microelectronic Engineering Department, RIT, (e-mail mpl2894@rit.edu)

consumption. The attempt to reduce these leakage currents is the main driving force behind the switch to alternative gate dielectric materials. These leakage currents arise due to electron tunneling through the gate dielectric. With increased scaling the oxide is correspondingly reduced, resulting in elevated leakage currents. By increasing the relative permittivity of the dielectric being used for the gate a thicker film can be deposited while maintaining the same capacitance. By making the gate dielectric thicker the direct tunneling of carriers from the gate can be prevented. The relative permittivity of the high- ϵ dielectric and the equivalent oxide thickness (EOT) are related by (1).

$$EOT = \frac{\epsilon_{OX}}{\epsilon_{hik}} T_{physical} \quad (1)$$

Where ϵ_{OX} is the dielectric constant of SiO_2 , $T_{physical}$ and ϵ_{hik} are the physical thickness and dielectric constant of the high- ϵ film respectively.

There are many properties of the new material that must be taken into consideration when choosing a new dielectric. These include the thermodynamic stability with silicon at elevated temperatures, the dielectric constant, and the conduction band offset. Some of the candidates being explored to replace SiO_2 are; Tantalum Pentoxide, Aluminum Oxide, Zirconium Oxide, and Hafnium Oxide. For this investigation Hafnium Oxide (HfO_2) was used because of its physical characteristics, dielectric constant around 20, thermodynamically stable with Si up to 950°C , and has a conduction band offset of 1.5eV .

III. EXPERIMENT

NMOS capacitors were fabricated on strained and bulk Si substrates with boron background doping of approximately $5 \times 10^{15} \text{ cm}^{-3}$. Strained-Si substrates were donated by AmberWave Systems, upon receipt these 200mm wafers were laser cut into two 100mm wafers. After this, the wafers were cleaned using a standard RCA clean to prepare the surface for dielectric deposition. Wafers were sent to University of Texas at Austin where an HfO_2 film was deposited by ALD, and a TaN gate material was deposited using a reactive sputter technique. At the same time wafers were sent to Yale University for HfO_2 film deposition by JVD. Al gate material was deposited using evaporation. The gates were then patterned using a g-line stepper exposure system. The Al gates were etched using a phosphoric, nitric and acetic acid wet chemistry mixture. The TaN gates were etched using a CF_4 RIE technique.

The samples were then characterized using a Keithley 82 CV meter. Capacitance curves were measured from -4V to $+2\text{V}$ in the forward and reverse directions. Also, VASE measurements were used to determine the HfO_2 film thickness.

IV. RESULTS AND DISCUSSION

The interface between the gate dielectric and substrate is a critical part of the MOS device. The quality of this interface affects all aspects of the operation of the device. A degraded junction between the dielectric and substrate will decrease transconductance lowering the overall performance of the device. SiO_2 has a very high quality interface with Si. In fact this aspect of SiO_2 and Si has been a large driving factor for staying with Si for so long. In order for a new high- ϵ dielectric to replace SiO_2 the charge levels of the interface must be kept low near the levels of SiO_2 . Without these low charge levels the new material will not be accepted as an alternative.




Figure 1: CV Curves for ALD deposited HfO_2 film on a.) bulk Si and b.) Strained-Si

A. ALD HfO₂ Capacitors

Figure 1 shows the CV characteristics at 100 kHz for MOS capacitors with 5nm of ALD HfO₂. The bulk Si trace is shown in figure 1a and the strained-Si trace is shown in figure 1b. The calculated equivalent oxide thickness (EOT) for these samples is approximately 1.74nm for the bulk Si and 1.89nm for the strained-Si sample. These values were calculated using a SiO₂ dielectric constant of 3.9 and equation (2):

$$C_{OX} = \frac{\epsilon_{SiO_2} A}{EOT} \quad (2)$$

Where ϵ_{SiO_2} is the dielectric constant of SiO₂ (3.9), A is the area of the capacitor and C_{OX} is the oxide capacitance of the capacitor during accumulation. TEM images of the dielectric film show the presence of an interfacial layer between the HfO₂ and the substrate. This interfacial layer is mostly SiO₂ and is shown to historically be between 0.5-0.7nm for films of this thickness. Using the following equation the high- ϵ dielectric constant can be calculated.

$$EOT = \epsilon_{SiO_2} \frac{T_{int}}{\epsilon_{int}} + \epsilon_{SiO_2} \frac{T_{hik}}{\epsilon_{hik}} \quad (3)$$


Where T_{int} and T_{hik} are the thicknesses of the interfacial layer and high- ϵ dielectric respectively, and ϵ_{SiO_2} , ϵ_{int} , ϵ_{hik} are the dielectric constants of SiO₂, the interfacial layer and the high- ϵ dielectric respectively. Using equation (3) the dielectric constants were calculated to be 18.8 for the bulk Si sample and 16.4 for the strained-Si sample. The capacitance curves for these two traces overlay one another almost perfectly. This shows that the charge levels in these two samples are nearly identical. The differences in the two traces in the accumulation region is minimal and is most likely due to differences in the as etched capacitor areas.

B. JVD HfO₂ Capacitors

Figure 2 shows the CV characteristics at 100 kHz for MOS capacitors with 5.7nm of JVD HfO₂. HfO₂ film thickness was measured using variable angle spectroscopic ellipsometry (VASE). Using the accumulation region oxide capacitance and equation (2) the EOTs for these samples were calculated to be 2.11nm for the bulk Si sample and 2.24nm for the strained-Si sample. TEM images of the JVD samples show that the interfacial layer is slightly larger, approximately 1.2 to 1.5nm of SiO₂. Using 1.2nm for the interfacial oxide thickness and equation (3) the dielectric constants were calculated to be 24.4 for the bulk Si sample and 21.3 for the strained-Si sample. Looking at these two traces the first thing that was noticed is the flat band voltage shift. The flat band voltage of the

strained-Si sample is approximately 0.5 volts lower than that of the bulk Si sample. This shift can not be said to be caused by the strained-Si because the ALD samples did not show this shift. At this time the cause of the shift is unknown. Other than the shift the strained sample has less of a hysteresis effect from the dual sweep. This implies that the charge levels in the

Capacitance-Voltage JVD HfO₂



Capacitance-Voltage JVD HfO₂




Figure 2: CV Curves for JVD deposited HfO₂ filmson a.) bulk Si and b.) Strained-Si

strained sample may be lower than in the bulk sample.

V. CONCLUSION

The study showed the ability of incorporation of HfO₂ and

strained-Si in a MOS device. Interface charge levels were shown to not have any large affect on the CV response of the device. Future work should be done to further characterize and explore the effects of the interface on device performance as well as full MOSFET fabrication incorporating HfO₂ and strained-Si.

ACKNOWLEDGMENT

The author would like to thank Dr. S. Kurinec, Dr. S. Rommel, and Dr. K. Hirschman for their guidance in this project. Also, a special thanks to the RIT Semiconductor and Microsystems Fabrication Laboratory staff for technical assistance and support on tools. A special thanks is given to AmberWave Systems for donation of strained-Si wafers making this work possible.

REFERENCES

- [1] International Technology Roadmap for Semiconductors (ITRS), 2003
- [2] H.-S. P. Wong, "Beyond the Conventional Transistor", *IBM J. Res. & Dev.*, Vol.46 No. 2/3 March/May 2002
- [3] J.L. Hoyt, H.M. Nayef, S. Eguchi, I Aberg, G. Xia, T. Drake, E.A. Fitzgerald, D.A. Antoniadis, "Strained Silicon MOSFET Technology", 2002 *IEDM Tech. Digest*, p. 23
- [4] S. Richard, F. Aniel, G. Fishman, "Energy-band Structure in strained silicon: A 20-band K.P and Bir-Pikus Hamiltonian model", *Journal of Applied Physics*, Vol.94 No.3 Aug. 2003
- [5] D.A. Buchanan, "Scaling the Gate Dielectric: Materials, Integration, and Reliability", *IBM J. Res. & Dev.*, Vol.43 No. 3 May 1999
- [6] M. Johansson, M.Y.A. Yousif, P. Lundgren, S. Bengtsson, J. Sundqvist, A. Harsta, H.H. Radamson, "HfO₂ gate dielectric on strained-Si and strained-SiGe layers", *Semiconductor Science and Technology*, vol. 18 2003 p. 820-826
- [7] N. Cavassilas, J.L. Autran, "Capacitance-Voltage Characteristics of Metal-Oxide-Strained Semiconductor Si/SiGe Heterostructures", *ICMSM Tech. Digest*, 2002 p. 60

Mike Latham (S'04)Originally from Syracuse, New York, received a B.S. degree in microelectronic engineering from Rochester Institute of Technology in May 2004. He obtained co-op work experience from Fairchild Semiconductor Mountaintop, PA. He is currently pursuing an M.S. degree in microelectronic engineering at RIT.