

8 Bit Analog-to-Digital Converter Design and Simulation

Alberto J. Reyes
Microelectronic Engineering
Rochester Institute of Technology
Rochester, NY 14623

Abstract- The purpose of this study is to present and characterize an 8 bit AD converter implemented with flash architecture. Flash architecture provides with one of the fastest and easiest ways to convert analog input signals to digital outputs. Analog-to-digital conversion is the process in which a continuously varying analog signal is transformed into a multilevel digital signal. Analogue electrical waveforms are applied to the converter and are sampled at a fixed rate. Sample values are then expressed as a binary number consisting of 0's and 1's. The resulting digital code can be used to encode digital audio, applications in video and image processing systems. The more bits that are used to represent the amplitude of the original signal, the higher the quality of the output. 8 bit sampling is typically used to encode speech, 16 bit to encode music.

I. INTRODUCTION

A. Flash-Type Converter

Sampling levels for an 8 bit ADC are 256. Sampling frequency should be twice that of the highest frequency in the sampled waveform, if it is to be represented correctly when digitized according to the signal sampling Nyquist theorem.

The input voltage of the ADC can range from 0 to V_{ref} . The voltage reference is used to set the range of conversion of the converter. If the input to the ADC is equal or larger than V_{ref} then the converter will output all ones. For inputs between these two voltage levels, the A/D converter will output binary numbers corresponding to the signal level. Because of the numerous output levels there is inherently noise in the quantized output signal. The key to reducing the effects of the noise is to maximize the input signal level. A good rule of thumb is to keep V_{ref} at least as large as the maximum digital signal.

The most straightforward method to perform Analog to Digital conversion is to compare the sampled analog signal with different levels implementing the Flash AD architecture Fig.1. An 8 bit AD converter was

implemented in CMOS, the number of comparators required using simple flash architecture is $2^N - 1$ comparators, number of transistors 6200. We assigned a full scale input level of 10 V between positive and negative rails for V_{cc} and V_{ss} supplies to the comparator, the LSB voltage level is $10/255 = 39$ mV. The input signal was first sampled by the circuit, the comparator made a decision whether or not the sampled value is greater or smaller than the reference voltages. Each reference level in the series of resistors ladder needs to be one Least Significant Bit apart from each other. The offset of the comparator needs to be less than the least significant bit level of 39 mV. The converter ladder resistance was assigned a value of 2550 Ohms. In CMOS, this offset requirement is difficult to achieve.

Some special circuit techniques are required to reduce the offset of the comparator, which requires large amounts of power because of its fast conversion rate, this limit the family of flash converters to 8 bit or less resolution. The fundamental block of the design for this project is the 32 level sampling output element, the total number of comparators is 255 and total number of resistor is 256.





Figure 1. Flash AD architecture

B. The Comparator

The comparator circuit is displayed in Fig. 2, it is implemented in CMOS technology, the transistors


Figure 2. The comparator



geometries are balanced to conduct the same amount of current, taking into account the difference in carriers mobilities between NMOS and PMOS.

B. The Combinational Logic

Figure 3. The combinational logic array



The combinational logic array of Fig. 3 geometries have been set up according to the number of inputs N:

$$(W/L)_n = N/2 (W/L)_p$$

for NMOS and PMOS transistors. The logic used is NAND to NAND. This logic was selected to save silicon area. For the present case the outputs produced will be inverted. The decoder combinational usual logic is AND to NAND. NAND logic replacing the OR logical output. A set of two trees of NAND gates with 64 inputs each has been used to implement the binary code. The number of input is half the sampling level or two to the power eight, in this case $256/2 = 128$ inputs.

1. DC Bias Analysis

The comparator is biased to make the pull-down network conductive and turn the current mirror transistor, assuming the transistors are working in the saturation regime, we can use the following approximation to obtain the bias voltage, using transistor M8, M9 and M10.

$$I_{dsat} = k W / L (V_g - V_t)^2 \quad [1]$$

$$I_{sd8} = I_{sd10} = I_{sd9}$$

The sum of all potentials from the positive rail to the negative rail is given by:

$$20 V = V_{sg10} + V_{sg9} + V_{gs8}$$

$$20 V = 2 V_{sg9} + V_{bias}$$

$$V_{bias} - 20 / 2 = -V_{sg9}$$

The voltage drop at V_{gs8} will produce the V_{bias} needed to turn the current mirror transistor

From equation [1] we obtain:

$$K W_9 / L_9 (V_{gs9} - V_t)^2 = k W_8 / L_8 (V_{gs8} - V_t)^2$$

$$W_9 / L_9 [(-V_{bias}/2 + 20 / 2 - V_t)]^2 = W_8 / L_8 (V_{bias} - V_t)^2$$

$$[(W_9 / L_9) / (W_8 / L_8)]^{0.5} = (V_{bias} - V_t) / (-V_{bias}/2 + 10 + 1)$$

$$[(W_9 / L_9) / (W_8 / L_8)]^{0.5} = (-9.6 - 1) / (9.6 / 2 + 10 + 1)$$

$$[(W_9 / L_9) / (W_8 / L_8)]^{0.5} = -0.514$$

$$[(W_9 / L_9) / (W_8 / L_8)] = 0.264$$

$$(W_8 / L_8) = 3.77 (W_9 / L_9)$$

This gives an approximate ratio of four to one for the PMOS and NMOS transistors of the V_{bias} circuit.

2. Differential Pair

The saturation currents for the differential pair transistors and the current load transistors are given by:

$$I_{dsat} = u W C_{ox}' / 2 L (V_{gs} - V_t)^2$$

$$\text{Assume } I_{dsat} = 15 \mu A$$

$$I_{dsM1} = I_{dsM2} = I_{dsM3} = I_{dsM4} = 7 \mu A$$

$$I_{dsatM1} = 600 * 30 / 20 \quad Cox' / 2 \quad (1.5 - 1)^2 = 900 \text{ cm}^2 / \text{V sec} * (1.5 - 1 \text{ V})^2 * (6.9E-8 \text{ F/cm}^2) / 2 = 7.85 \text{ uAmps for NMOS transistor}$$

$$I_{dsatM3} = 300 * 40 / 20 \quad Cox' / 2 \quad (1.6 - 1)^2 = 3000 \text{ cm}^2 / \text{V sec} * (1.6 - 1 \text{ V})^2 * (6.9E-8 \text{ F/cm}^2) / 2 = 7.58 \text{ uAmps for PMOS transistors.}$$

$$I_{dsatM5}(\text{current mirror}) = 600 * 40 / 20 \quad Cox' / 2 \quad (1.6 - 1)^2 = 1200 \text{ cm}^2 / \text{V sec} * (0.6 \text{ V})^2 * (6.9E-8 \text{ F/cm}^2) / 2 = 14.9 \text{ uAmps}$$

2. Output stage

The output stage calculation of I_{dsat} is done taking into consideration the channel length modulation parameter λ of 0.02

$$I_{dsat} = uW Cox' / 2 L (V_g - V_t)^2 (1 + \lambda V_{ds}) \quad [2], \quad \lambda \text{ channel length modulation } \lambda = 0.02 \text{ and } V_{out} = 0V$$

V_{out} near zero so V_{ds} should be $\sim 10 \text{ V}$

From equation [2] we obtain for M7 PMOS transistor:

$$I_{dsat} = (300) (80/20) * (6.9E-8/2 \text{ F/cm}^2) * (1.6-1)^2 * (1 + 0.02 * 10V) = 15.2 \text{ uAmps}$$

M6 NMOS transistor I_{dsat} :

$$I_{dsat} = (600/2) (40/20) * (6.9E-8 \text{ F/cm}^2) * (1.6 - 1)^2 * (1 + 0.02 * 10V) = 15.3 \text{ uAmps}$$

4. Differential amplifier small signal analysis

$$G_m = W u Cox' / L (V_g - V_t) = 2 I_d / (V_g - V_t); \quad r_{ds} = 1 / (\lambda I_d)$$

$$G_m = 2 * [7.5E-6 \text{ u Amps} / (1.6 - 1)] = 30.24 \text{ umho}$$

$$r_{ds} = 1 / (7.5E-6 * 0.02) = 6.66 \text{ M}$$

$$V_o / V_{in} = 2 * g_m * r_{dsn} // r_{dsp} = 2 * 30.24 \text{ umho} * 6.66 \text{ M} // 6.66 \text{ M} = 201.6 \text{ (differential pair gain)}$$

M1 and M2 differential pair

M3 and M4 are current source loads

5. Output stage small signal analysis:

Transconductance G_m

$$G_m = W u Cox' / L (V_g - V_t) = 2 I_d / (V_g - V_t); \quad r_{ds} = 1 / \lambda I_{dsat}$$

$$G_m = 2 (15.07 \text{ uAmps}) / (1.6 - 1) = 50.2 \text{ u mho}$$

$$r_{ds} = 1 / (\lambda I_d) = 1 / (0.02 * 15.07 \text{ uAmps}) = 3.31 \text{ umho}$$

$$\text{Output gain} = V_{out} / V_{M4} = G_m r_{dsPMOS} // r_{dsCMOS} = 50.2 \text{ umho} * 3.31 \text{ M} // 3.31 \text{ M} = 83$$

6. Differential mode gain

$$A_{cm} = \text{common mode gain} = - G_m r_{dsPMOS} / (1 + 2 g_m R_o) = - 50.2 \text{ E-6} (3.31 \text{ E6}) / (1 + 2 * 50.2 \text{ E-6} * 1.65 \text{ E6}) = - 0.99$$

$$A_{vd} = \text{differential mode gain} = 201.6 * 83 = 16,732.8 \text{ or } 84.47 \text{ dB}$$

$$CMRR = |A_{vd} / A_{cm}| = 16565.47 = 20 \log 16565.47 = 84 \text{ dB}$$

$$CL = \text{Area} * Cox' = 80 \text{ pF/cm}^2$$

Gain Band Width Product

$$GBW = g_m / 2 \pi CL = 99.86 \text{ KHz}$$

Slew Rate = I_d / CL where $CL = CL_{min}$ (parasitic load capacitance) + CL' (nominal load capacitance). The output of an ideal op-amp has the ability to change instantaneously. In a real op-amp the rate of change of the output, expressed in volt/ unit time should never exceed the slew rate value

$$SR = 15 \text{ uAmps} / 80 \text{ pF} = 0.187 \text{ V/usec}$$

Table of the comparator parameters

Comparator Specs	
Output Resistance	1.65 Mohm
$A_{vd} = 200.1 * 83$	16732
Common Mode Gain	-0.99
$CMRR = 16732 * 0.99$	16565
CMRR	84.3 dB
V_{cc}/V_{ss}	10 V
Gain Bandwidth Product	100 KHz
Slew Rate	0.187 V/usec

III. RESULTS

Figure 4 shows the converter output obtained and presented in this study, the performance of the converter is measured in terms of digital synchronous outputs. Future work will include the improvement of the model and refinement of the A/D circuit.




Figure 4. Transient output of the converter.

REFERENCES

- [1] Low Power Integrated Circuits and Systems, Edgard Sanchez-Sinencio, IEEE Press 1998
- [2] Practical Synthesis of High-Performance Analog circuits, Emil S. Ochotta, Kluwer Academic Publishers 1998
- [3] Microelectronic Circuits and Devices, Mark N. Horenstein, Prentice Hall Inc., 1996

ACKNOWLEDGEMENT

The author of this study would like to acknowledge the support of Dr. Lynn Fuller, head of the department of microelectronic engineering and Dr. Pawel Sniatala of the department of computer engineering at the Rochester Institute of Technology.