Rochester Institute of Technology

RIT Digital Institutional Repository

Theses

12-6-2017

Modeling and Implementation of HfO2-based Ferroelectric Tunnel Junctions

Spencer Allen Pringle sap1951@rit.edu

Follow this and additional works at: https://repository.rit.edu/theses

Recommended Citation

Pringle, Spencer Allen, "Modeling and Implementation of HfO2-based Ferroelectric Tunnel Junctions" (2017). Thesis. Rochester Institute of Technology. Accessed from

This Thesis is brought to you for free and open access by the RIT Libraries. For more information, please contact repository@rit.edu.

Modeling and Implementation of HfO₂-based Ferroelectric Tunnel Junctions

Spencer Allen Pringle

Modeling and Implementation of HfO₂-based Ferroelectric Tunnel Junctions

Spencer Allen Pringle December 6, 2017

A Thesis Submitted in Partial Fulfillment of the Requirements for the Degree of Master of Science in Microelectronic Engineering

$R \cdot I \cdot T$ | Kate Gleason College of Engineering

Department of Electrical and Microelectronic Engineering

Modeling and Implementation of HfO₂-based Ferroelectric Tunnel Junctions

Spencer Allen Pringle

Committee Approval:

We, the undersigned committee members, certify that Spencer Pringle has completed the requirements for the Master of Science degree in Microelectronic Engineering.

 Dr. Santosh Kurinec Advisor
 Date

 Professor, Microelectronic Engineering
 Date

 Dr. Dhireesha Kudithipudi
 Date

 Professor, Computer Engineering
 Date

 Mr. Mark Indovina
 Date

 Lecturer, Electrical Engineering
 Date

 Dr. Robert Pearson
 Date

 Programs Director, Microelectronic Engineering
 Date

 Dr. Sohail Dianat
 Date

 Dept. Head, Kate Gleason College of Engineering
 Date

Acknowledgments

The author would like to thank Dr. Santosh Kurinec for being consistently helpful, encouraging, and supportive throughout the completion of this work. Her helpful advice and fruitful discussions of quantum mechanics were always productive. Huge thanks to Mr. Mark Indovina for assitance implementing address systems and other system design. Many thanks to Dr. Dhireesha Kudithipudi for help learning and understanding the implementation of FTJ devices in neuromorphic systems and the many applications of such architectures. Also, many thanks to NamLAB and the University of California, Berkeley, for agreeing to deposit their own ferroelectric films for further implementation and testing of ferroelectric tunnel junctions.

This work was supported in part by the National Science Foundation, Grant# ECCS-1541090. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author and do not necessarily reflect the views of the National Science Foundation.

Thanks to Dr. Pearson for consistent departmental help and process knowledge. Lastly, the staff of engineers and technicians working at the Semiconductor & Microsystems Fabrication Laboratory (SMFL) at RIT are some of the most helpful, hardworking, caring, and exceptional people I've ever had the priviledge to work with. Thank you all so much for being incredible. I would like to dedicate this work to my mother, Sharon Allen Pringle. Without your encouragement and help, none of this would have been possible. You're my inspiration to keep striving to be a better person.

Love, Spencer

Abstract

 HfO_2 -based ferroelectric tunnel junctions (FTJs) represent a unique opportunity as both a next-generation digital non-volatile memory and as synapse devices in braininspired logic systems, owing to their higher reliability compared to filamentary resistive random-access memory (ReRAM) and higher speed and lower power consumption compared to competing devices, including phase-change memory (PCM) and state-of-the-art FTJ. Ferroelectrics are often easier to deposit and have simpler material structure than films for magnetic tunnel junctions (MTJs). Ferroelectric HfO_2 also enables complementary metal-oxide-semiconductor (CMOS) compatibility, since lead zirconate titanate (PZT) and BaTiO₃-based FTJs often are not.

No other groups have yet demonstrated a HfO₂-based FTJ (to best of the author's knowledge) or applied it to a suitable system. For such devices to be useful, system designers require models based on both theoretical physical analysis and experimental results of fabricated devices in order to confidently design control systems. Both the CMOS circuitry and FTJs must then be designed in layout and fabricated on the same die.

This work includes modeling of proposed device structures using a custom python script, which calculates theoretical potential barrier heights as a function of material properties and corresponding current densities (ranging from 8×10^3 to 3×10^{-2} A/cm² with $R_{\rm HRS}/R_{\rm LRS}$ ranging from 5×10^5 to 6, depending on ferroelectric thickness). These equations were then combined with polynomial fits of experimental timing data and implemented in a *Verilog-A* behavioral analog model in *Cadence Virtuoso*. The author proposes tristate CMOS control systems, and circuits, for implementation of FTJ devices as digital memory and presents simulated performance. Finally, a process flow for fabrication of FTJ devices with CMOS is presented. This work has therefore enabled the fabrication of FTJ devices at RIT and the continued investigation of them as applied to any appropriate systems.

Contents

Si	gnat	ure Sh	leet	i
A	bstra	ict		iv
Ta	able	of Con	tents	v
\mathbf{Li}	st of	Figur	es	viii
$\mathbf{L}\mathbf{i}$	st of	Table	s	xi
\mathbf{Li}	st of	Symb	ols	xii
1	Intr	oduct	ion	1
	1.1	Resea	rch objectives	2
	1.2	Thesis	s organization	2
	1.3	Neuro	morphic Computing with Memristors, ReRAM	4
	1.4	Using	Ferroelectric Tunnel Junctions	5
2	Phy	vsics of	f Ferroelectric Materials	6
	2.1	Crysta	al structure	6
	2.2	Polari	zation in ferroelectrics and dielectrics	7
	2.3	Non-ii	ntrinsic ferroelectrics	8
	2.4	Ferroe	electric domains	9
	2.5	Area-o	dependent effects	9
3	Bri	ef Hist	ory and Applications of FTJ Implementations	11
	3.1	Early	memory using large-dimension PZT $\ldots \ldots \ldots \ldots \ldots$	11
	3.2	More	recent implementations with $BaTiO_3 \ldots \ldots \ldots \ldots \ldots$	11
	3.3	Appli	cations of FTJs	13
	3.4	Alterr	native technologies	14
		3.4.1	Filamentary ReRAM	14
		3.4.2	Magnetic tunnel junctions	15
		3.4.3	Phase-change memory	15

Ana	alysis of M1-Fe-M2 Structure	17
4.1	Band structure in the absence of polarization field	17
4.2	Band structure under polarization	18
4.3	Extraction of tunnel Current and (by extension) resistance states $\ . \ .$	21
Des	ign of Ferroelectric $ m HfO_2$ -based FTJs and Integration with CMOS	5
Pro	cess	23
5.1	FTJ design	23
5.2	State of the art FTJs	26
5.3	Designed CMOS-process with FTJ-fabrication steps	28
5.4	Process simulation	36
Sys	tem Design and Simulations for Digital Memory Applications	38
6.1	Read/Write scheme	38
6.2	Linear resistance change simulation	40
6.3	Timing-based simulation	41
6.4	Address systems	43
6.5	Simulation results - 4×4 Array	45
Cor	nclusions	50
7.1	Future Work	51
Pyt	hon Program Code	59
A.1	Core Code	59
A.2	GUI Code	78
Par	tial Process - FTJ-devices only	90
Ath	ena code	93
sap	1951 FTJ THESIS 45	97
D.1	Linear Resistance FTJ Model	97
	D 1 1 Verilog Model	00
		. 90
D.2	Polarization-Timing FTJ Model	98 101
D.2	Polarization-Timing FTJ Model Polarization-Timing FTJ Model D.2.1 Verilog Model	98 101 102
D.2 D.3	Polarization-Timing FTJ Model Polarization-Timing FTJ Model D.2.1 Verilog Model SAP_ADDRESS_COLUMN_R Polarization	98 101 102 115
D.2 D.3 D.4	Polarization-Timing FTJ Model Polarization-Timing FTJ Model D.2.1 Verilog Model SAP_ADDRESS_COLUMN_R SAP_ADDRESS_COLUMN_R SAP_ADDRESS_COLUMN_W	98 101 102 115 118
	 Ana 4.1 4.2 4.3 Des Pro 5.1 5.2 5.3 5.4 Sys 6.1 6.2 6.3 6.4 6.5 Cor 7.1 Pyt A.1 A.2 Par Ath sap D.1 	Analysis of M1-Fe-M2 Structure 4.1 Band structure in the absence of polarization field 4.2 Band structure under polarization 4.3 Extraction of tunnel Current and (by extension) resistance states A.3 Extraction of tunnel Current and (by extension) resistance states Design of Ferroelectric HfO ₂ -based FTJs and Integration with CMOS Process 5.1 FTJ design 5.2 State of the art FTJs 5.3 Designed CMOS-process with FTJ-fabrication steps 5.4 Process simulation 5.4 Process simulation 6.1 Read/Write scheme 6.2 Linear resistance change simulation 6.3 Timing-based simulation 6.4 Address systems 6.5 Simulation results - 4×4 Array 6.5 Simulation results - 4×4 Array 7.1 Future Work 7.2 GUI Code 7.3 Coreclusions 7.4 FU or Code 7.1 Future Work 7.2 GUI Code 7.3 Linear Resistance FTJ-devices only

D.6	$SAP_ADDRESS_ROW_W$	124
D.7	SAP_ADDRESS_GND_vcc	127
D.8	$SAP_FTJ_DIGITAL_LOW_4_x_4 \dots \dots$	130
D.9	SAP_TRISTATE_MEM_4x_vcc	132
D.10	SAP_TRISTATE_MEM_4x_TESTBENCH	134
	D.10.1 Verilog Model	135

1.1	Diagram representation of the dependencies of various implementation	9
	stages of the technology presented in this thesis	3
2.1	Ferroelectric polarization (a) and weak magnetic moment (b) of multi-	
	ferroic Bi_2NiMnO_6 at 7K, from Shimakawa et. al [1]. The red line on	
	(a) is what this plot would look like for a perfect dielectric	7
2.2	Simple representation of the atomic structures of a ferroelectric as its	
	prototype phase (left) relaxes into one of two polar phases (middle and	
	right) after the application of an external field. A ferroelectric would	
	remain in the corresponding state even after the removal of \mathcal{E}_{app} , while	
	a dielectric would deflect (as shown) during stimulus application but	
	relax to the non-polar phase (left) once that field was removed	7
2.3	Simple diagram of domains in a model ferroelectric film	9
3.1	"Bender memory" schematic from [2]. This 8-bit device stores data	
	as remanent polarization in the top-most ferroelectric material. Write	
	pulse is $\approx 1 \text{ ms of } 2030 \text{ V/mil.}$	12
3.2	Performance of FTJs for (a) fresh device with PZT ferroelectric and	
	(b) device with $BaTiO_3$ ferroelectric after -1.2V priming pulse, taken	
	from Contreras et. al [3]	13
3.3	Simple diagram of (left) a physical model of neurons and synapses, the	
	brain's computation devices, and (right) their electronic implementa-	1 5
	tion in a typical brain-inspired computing system	15
4.1	The energy band diagram of an metal-insulator-metal (MIM) with a 2	
	nm thick insulator with $E_a = 2$ eV and metals having $\chi_1 = 4.08$ eV,	
	$X_2 = 4.85 \text{ eV}$, normalized to the fermi energy.	18
4.2	The Fowler-Nordheim tunneling current of an MIM with material prop-	
	erties listed in Section 4.1.	19
4.3	(a) Diagram of charge densities created for left polarized ferroelectric	
	and (b) corresponding generated potentials across an FTJ, having elec-	
	trodes with dissimilar screening lengths, from Zhuravlev et. al $[4]$	20

4.44.5	The energy band diagrams, at $V = 0$, of an FTJ with material prop- erties given in Section 4.2, for positive (towards electrode 1 (M1)) and negative (towards electrode 2 (M2)) polarization	21 22
5.1	Simulated HRS/LRS increases with larger screening length ratio before plateauing around $\frac{\delta_2}{\delta_1} \approx 60$. For an Al/Al:HfO ₂ /p+ Si FTJ with 2 nm ferroelectric.	24
5.2	Simulated HRS/LRS for increasing δ_1 , showing a maximum. For an Al/Al:HfO ₂ /p+ Si FTJ with 2 nm ferroelectric.	25
5.3	Simulated HRS/LRS and HRS resistivity for an Al/Al: HfO_2/p + Si FTJ with varying ferroelectric thickness.	25
5.4	Athena simulation of CMOS devices tuned for low threshold voltages (left) and FTJ device (right).	36
5.5	Athena simulation of FTJ device (SiO2 substitued for ferroelectric).	37
5.6	Zoom of FTJ device showing ≈ 250 nm device width	37
6.1	An address scheme which, though appropriate for a stand-alone device,	
6.2	would be inappropriate for devices in an array	39
	lines and columns.	39
6.3	An address scheme appropriate for FTJs in an array	40
6.4	Non-addressed devices in the same row, for various write/read states. Non-addressed devices in the same column would experience the op-	
	posite bias. In this way, these devices will not be disturbed	40
6.5	Changing polarization as a function of time for varying applied voltages for a sample with $V_c \approx 0.9$ V	42
6.6	Changing polarization as a function of time binned for domains existing in 0.2V intervals for a sample with $V_c \approx 0.9$ V. Only a subset of curves are plotted. The models work best when binned from 0.2V to 3V in	
	0.2V intervals	43

6.7	Maximum polarization for domains binned to 0.2V intervals, resem-	
	bling a noisy normal distribution with a long right-sided tail	44
6.8	Time until polarization saturation for domains binned to $0.2V$ inter-	
	vals. Higher energy domains (oriented less parallel to the applied field)	
	switch faster due to excess energy	45
6.9	Schematic of address systems connected to a single FTJ. Note the in-	
	verted output taken above the reference resistor and the pass transistor	
	to bypass that resistor while writing and applying vcc. The FTJ simu-	
	lates with a low resistance state (LRS) of 300 K Ω and high resistance	
	state (HRS) of 10 MΩ. The reference resistor is 2 MΩ	47
6.10	Simulation results from a single FTJ device connected to address cir-	
	cuitry designed with 45 nm CMOS. Wen $\langle 1 \rangle$ follows the same curve as	
	$\operatorname{Wen}\langle 2\rangle$ in this simulation. Notice that the output, Y, transitions low	
	when reading (Ren high) an FTJ in LRS and transitions high when	
	reading an HRS FTJ. Write and read times are 10 ns	48
6.11	Simulation results from a single FTJ device connected to address cir-	
	cuitry designed with 45 nm CMOS. Wen $\langle 1 \rangle$ is constantly off in this sim-	
	ulation; testing for write disturb when programming a different device	
	in the same row, once in an array. The FTJ state remains unchanged	
	even after write enable toggles for high and low writes, verifying that	
	this system is robust against write disturbs of non-addressed devices.	48
6.12	Small portion of waveform while writing binary 0 to 15 in one row	
	while all other FTJ in the 4×4 array are in HRS	49
6.13	Waveform and simulation log for random binary numbers being written	
	to random rows of the 4×4 array. \ldots \ldots \ldots \ldots \ldots \ldots \ldots	49

3.1	Performance of alternative technologies compiled from various sources.	
	MTJ values from Aziz et. al and Lee et. al. [5,6], all other from Ebong	
	et. al. and Kim $[7,8]$ unless otherwise referenced in table	14
5.1	Tables comparing relevant performance data for this research work to	
	state of the art FTJs. LSMO stands for $La_x Sr_{1-x} MnO_3$ and CCMO	
	is $Ca_{0.96}Ce_{0.04}MnO_3$. Area units are μm^2 . Pd is surface power density	
	and P_r is remanent polarization in ($\mu C/cm^2$).	27

Term	Description	Units/Value
Р	Polarization	$\mu C/cm^2$
P_r	Remanent polarization	$\mu C/cm^2$
$t_{\rm sat}$	Saturation time	\mathbf{S}
$t_{\rm pdf}$	Propagation delay falling	S
$t_{\rm pdr}$	Propagation delay rising	S
$t_{\rm f}$	Fall time	S
$t_{ m r}$	Rise time	S
σ_p	Polarization surface charge density (in ferroelectric)	$\mu { m C/cm^2}$
σ_s	Screening charge density (in electrode)	$\mu { m C/cm^2}$
${\mathcal E}$	Electric field	V/cm
$\mathcal{E}_{ m c}$	Coercive electric field of ferroelectric	V/cm
$V_{\rm c}$	Coercive voltage of ferroelectric film	V
V	Applied voltage	V
d	Thickness of ferroelectric	nm
δ_x	Screening length in electrode " x "	nm
E_c	Energy at the conduction band edge	eV
E_v	Energy at the valence band edge	eV
E_F	Fermi level	eV
E_g	Band gap energy	eV
χ_x	Work function of metal "x"	eV
E_a	Electron affinity of dielectric	eV
ψ	Potential	eV
k_B	Boltzmann's constant	$8.617 \times 10^{-5} \text{ eV/K}$
$J_{\rm tun}$	Fowler-nordheim tunneling current density	A/cm^2
$J_{ m th}$	Thermionic emission current density	A/cm^2
$ar{\psi}$	Average potential barrier	eV
ψ'	Maximum potential barrier	eV
m^*	Electron effective mass	kg
m_e	Electron rest mass	$9.11{ imes}10^{-31}~{ m kg}$
N_A	Acceptor concentration	cm^{-3}
N_D	Donor concentration	cm^{-3}

Term	Description	Units/Value
N_x	Carrier concentration (of appropriate type)	cm^{-3}
c_0	Atomic density	cm^{-3}
$V_{\rm DD}$	Write voltage high rail	V
$V_{\rm SS}$	Write voltage low rail	V
$v_{\rm dda}$	Read voltage high rail	V
$v_{\rm ssa}$	Read voltage low rail	V
gnd	0V, ground	V
q	Elementary charge	$1.602 \times 10^{-19} \text{ C}$
T	Temperature	Κ
ε_0	Vacuum permittivity	$8.854 \times 10^{-14} \text{ F/cm}$
ε_{f}	Ferroelectric permittivity	F/cm
$\varepsilon_{\rm Si}$	Silicon permittivity	$11.7 \mathrm{~F/cm}$

Chapter 1

Introduction

Traditional CMOS devices are reaching fundamental physical limits of scaling and nonvolatile memory devices based on charge-storage are no longer meeting requirements for future high-speed systems [9–12]. In addition, the trend towards portable computers, smart phones, health telemetry, and smart building integration has renewed desire for ultra-low-power devices [13]. Neuromorphic computing (NMC) systems show huge potential to enable such power performance; taking inspiration from information processing in electro-chemical biological systems (specifically the brain) and emulating or reproducing that operation using electronic devices [11].

Any system for neuromorphic computing (NMC) endeavors to mimic the stimuli response of the human brain. Often such a system is composed of an array of elements which emulate the response of synapses (two-terminal connections) between two neurons, interconnected appropriately as the system requires, which exhibit increasing output in response to more frequent potentiation, called spike-timing dependent plasticity (STDP) [14]. In simpler terms; an element which has not seen stimulus for a long time will provide less response when presented with stimulus than an element which has recently seen many stimulus events. Though less accurate than traditional Von-Neumann computation schemes, neuromorphic systems have been shown to have incredible speed and power consumption advantages when working with images, pattern recognition, etc. Specifically, the "CAVIAR" system reports speed increase of more than 3 orders of magnitude compared to conventional image processing [15], and the SpiNNaker chip proves power consumption improvement by consuming merely a few nanojoules per neuron event [16]. Further, one can look to the IBM TrueNorth and SyNAPSE chips for more proof of high speed and low power computation. However, optimal synapse devices must be two-terminal devices which exhibit low power operation, high speed, high reliability, high endurance, and good memory window with continuous states. Three potential candidates are ReRAM, covered more completely in Section 3.4.1, MTJs, and FTJs.

1.1 Research objectives

This thesis work evaluates incorporation of HfO₂-based FTJ in NMC and nonvolatile digital memory applications, specifically focusing on device performance/optimization and system enablement. It explores material properties, basic device performance, process development for CMOS integration, and related system design including simulated performance. By optimizing material properties of its various parts, the device can exhibit a range of performance from ultra low power with large memory window to low power with better speed performance when implemented with address systems (lower $\tau = RC$). This research work thereby endeavors to provide a full foundation, see Figure 1.1, for further exploration and fabrication of HfO₂-based FTJ, both specifically at RIT and (with process modifications for varying CMOS device types and sizes) at any facility.

1.2 Thesis organization

This introductory Chapter 1 highlights applications for which FTJ devices can enhance performance and simplify implementation and documents the research objectives and organization of this thesis. Chapter 2 presents an overview of the physical



Figure 1.1: Diagram representation of the dependencies of various implementation stages of the technology presented in this thesis.

properties of ferroelectric materials and highlights some specific aspects which are of concern to their implementation in FTJs. Chapter 3 reviews the history of ferroelectric memories, the discovery and subsequent explanation of FTJs, and the ideal applications of these devices while also presenting alternative technologies and comparing their performance. After demonstrating the advantages of FTJs, Chapter 4 presents simulation (from quantum-mechanical basis) of device operation, with corresponding band structures and current densities in each memory state (using a custom python script). Finally, an FTJ using ferroelectric HfO₂ is designed and simulated in Chapter 5 and its performance is compared to other state of the art FTJs. In this same chapter, a CMOS-integrated fabrication process for HfO₂-based FTJ devices is designed and discussed. Chapter 6 presents related address schemes and systems; with schematics, simulations, *Verilog* descriptions, and layouts, designed for digital memory applications using *Cadence Virtuoso* and a 45-nm process design kit (PDK). Finally, the results of this work are summarized in Chapter 7 and future work is presented. This work therefore provides a nearly comprehensive overview of FTJ devices from materials to systems, including ferroelectric HfO_2 device simulation, the design of a full CMOS-integrated fabrication process, and *Cadence Virtuoso* system design and simulation with custom *Verilog-A* behavioral analog models of designed FTJs.

1.3 Neuromorphic Computing with Memristors, ReRAM

Neuromorphic systems with ReRAM as synapse elements have been reported which take advantage of the intrinsic similarity between such devices and synapses (both are two-terminal and behave memristively). ReRAM devices inherently pass more current as they are programmed further (provided they can be so-designed) and therefore provide both space-reduction (compared to larger CMOS elements or register implementation) and simplification of STDP response generation. In their papers, Ambrogio et. al report low-power ($\approx 10^5$ power reduction) generation of STDP signals with ReRAM 1 transistor - 1 resistor (1T1R) synapse elements constituting a neuromorphic system capable of unsupervised learning of MNIST handwritten digits achieving 86% accuracy [17]. Further, the power consumption of the system was reduced to 1×10^{-12} Joules per neuron event, using a series of short pulses for write/read, and enable ultra-low power computation [18]. Park et. al used TiO_r -based ReRAM in a neuromorphic system having a 250 node hidden layer followed by a 125 node secondary hidden layer and 10 bit output layer for recognition of 528-bit hand-drawn digits (0 through 9) from the MNIST database. The system uses a different scheme for pulse generation, consisting of discretizing element conductivity to 64 "conductance states" and achieves up to 84% accuracy [19]. Resistive devices as synaptic elements therefore provide a unique opportunity in ultra low-power high speed systems for applications requiring highly-parallel computation.

1.4 Using Ferroelectric Tunnel Junctions

An FTJ is very similar to a ReRAM device in function (both two terminal memristors), but differs in mechanism. Where ReRAM elements are either filamentary (create/break a mechanical filament on program/erase) or non-filamentary (often involving changing concentration of oxygen vacancies at the barrier interface) [20], a change in resistance for an FTJ is based on the changing internal polarization field magnitude and direction of a ferroelectric material separated by two electrodes of different materials (specifically having differing Debye lengths) [4]. Since, optimally, a synaptic element will have a smooth (analog) transition from having seen no potentiation (and little response) to many recent potentiations (and large response), an FTJ for such application should include a ferroelectric material with as many domains as possible and a low coercive electric field such that the ferroelectric depolarizes under the absence of repeated stimuli. Such a film will be slightly thicker than typical for FTJ used in non-volatile memory (NVM) and of a larger area. These properties are in contrast to those required for NVM (high coercive field and low # of polarization domains). Ferroelectric HfO_2 is a good candidate due to the large difference in resistive states possible, the ability to get a large number of domains in even small areas, and high speed performance with write/read times of 10 ns [21]. Interestingly, HfO_2 -based FTJ can be designed to provide optimal NVM performance or NMC performance, explored more in Sections 5.1 and 5.2.

Chapter 2

Physics of Ferroelectric Materials

Ferromagnetism (permanent magnetic moment) was the first ferroic property discovered and was so-named because it occurs often in iron-containing alloys. Ferroelectricity is a property of materials which exhibit spontaneous electric polarization (dipole moment density) and although most ferroelectrics do not contain iron, was so-named because of it's relation to the other ferroics (materials which can polarize in some way) and was classified as such. In a basic sense, a ferroelectric is a dielectric that (once stimulated) exhibits a non-zero reversible polarization at 0 applied electric field, as shown in Figure 2.1. This remanent polarization, P_r , is due to an internal potential, covered in more detail in the next few sections. Most ferroelectrics are either transition metal oxides or chalcogenides. Additionally, materials can exhibit any ferroic property independent of the others, and will also always be piezoelectric, and a material which exhibits any two or more (excluding piezoelectricity) is considered "multiferroic" [22].

2.1 Crystal structure

The internal electric field which ferroelectric materials exhibit, below their curie temperature, is a result of their crystal structures. Though the material can maintain a so-called "prototype" phase above the curie temperature, due to available phonon energy, at lower temperatures the crystal precipitates into a phase which is polar,



Figure 2.1: Ferroelectric polarization (a) and weak magnetic moment (b) of multiferroic Bi_2NiMnO_6 at 7K, from Shimakawa et. al [1]. The red line on (a) is what this plot would look like for a perfect dielectric.



Figure 2.2: Simple representation of the atomic structures of a ferroelectric as its prototype phase (left) relaxes into one of two polar phases (middle and right) after the application of an external field. A ferroelectric would remain in the corresponding state even after the removal of \mathcal{E}_{app} , while a dielectric would deflect (as shown) during stimulus application but relax to the non-polar phase (left) once that field was removed.

represented in Figure 2.2, and exhibits an aggregate total polarization field based on the orientation of domains (as a function of defects and grain boundaries). This topic (and more complicated derivations of the physical phenomena of ferroelectrics) is explored more completely in the famous book by Lines and Glass [22].

2.2 Polarization in ferroelectrics and dielectrics

The atoms in dielectric materials respond to external bias, as shown in Figure 2.2, by deflecting from their zero-field position due to the applied electrostatic attraction/repulsion of the field. Considering a single unit cell, the energy required for an atom to remain in that position (along an arbitrary plane) follows a quadratic curve with only one minimum at the zero-field position. This is because a simple dielectric has a centrosymmetric crystal structure. A similar plot of atomic energy versus position in a ferroelectric unit cell would instead behave as $(x^2 + a)(x^2 + b) + c$ and exhibit two separate minimas. This is because the crystal structure of a ferroelectric is non-centrosymmetric, and is the physical origin of the macroscopic polarizability of a ferroelectric film [22]. Furthermore, the polarization at zero applied field is called remanent polarization, P_r . It can be either expressed in each polarization state (positive $P_{r,+}$ or negative $P_{r,-}$) or as the total of both states $2P_r = P_{r,+} + P_{r,-}$ (often in the case of symmetric states, where $P_{r,+} = -P_{r,-}$). The electric field required to transition from one polarization state to the other (where P passes through 0) is called the coercive electric field, $\mathcal{E}_c = V_c/d$ [22]. Figure 2.1 shows a ferroelectric film with $2P_r = 8\mu C/cm^2$ and $\mathcal{E}_c = 0.1$ MV/cm.

2.3 Non-intrinsic ferroelectrics

Though most ferroelectrics were classically demonstrated as bulk materials and later implemented as thin films, recent improvements in film deposition technologies have enabled the engineering of materials which could be called "non-intrinsic" ferroelectrics. Typically, the crystallization of a material proceeds in an effort to minimize total energy and occurs unconstrained (meaning the atoms are free to move within the lattice). Recently, a group from NamLAB deposited films of HfO_2 by atomic layer deposition (ALD) and incorporated varying atomic % of Si atoms. After annealing, unconstrained, the material crystallizes to a mixture of typical monoclinic/tetragonal phases (which are centrosymmetric). However, by capping the HfO_2 with a thin film of TiN and annealing at a temperature such that the TiN atoms were likely still in a stable form, the HfO_2 crystallizes to orthorhombic phase and is non-centrosymmetric [23]. This change in state is likely due to a combined interaction



Figure 2.3: Simple diagram of domains in a model ferroelectric film.

of the atomic stress from Si doping, the extra strain energy introduced by the capping material, and the inhibition of relaxation modes available when un-capped. The Ferroelectric Device Research at RIT (FeDR RIT) group, working with NaMLAB, have successfully demonstrated similar material results at RIT by doping HfO_2 with Al, using similar capping and anneal strategies.

2.4 Ferroelectric domains

A realistic ferroelectric film will not be perfectly oriented all the same direction, as considered in Figure 2.2, but instead have many differently oriented crystal clusters, due to defects. A very basic visualization of this effect is shown in Figure 2.3, and is explored more thoroughly in the book by Lines and Glass [22]. In general, the maximum size of a domain can be extracted based on crystal parameters but for most materials is roughly 20 to 100 nm.

2.5 Area-dependent effects

The response of an FTJ can be affected by the domains which exist in the ferroelectric, with reference to the area of the device. Consider, if the maximum domain size is close to the area of FTJ devices, some devices will encompass only one domain which is oriented parallel to the applied field. These devices would have maximum performance, since the entire film contributes to polarization (P_{max}). However, this also means that some devices will happen to lie over a domain which is entirely perpendicular to applied field and therefore cannot be polarized by the electrodes! These devices would simply not work at all. Therefore, for highest reliability, a film should have maximum domain sizes much smaller than the desired area of FTJ devices. This way, every device will have some domains directed parallel and some perpendicular. Every device in an array would therefore work, but will have reduced performance $(P \approx 0.5 P_{\text{max}})$.

Chapter 3

Brief History and Applications of FTJ Implementations

3.1 Early memory using large-dimension PZT

Though not FTJs, ferroelectric memories were first reported in an MIT masters thesis by Dudley Allen Buck in 1952 [24]. Larger ferroelectric memory arrarys by Bell Labs were also discussed in a Scientific American article in 1955 by Ridenour [25] though a good explanation of such devices was not given until a 1973 IEEE article by Kaufman [2]. These "bender memory" devices used 5 mil (127 μ m) thick PZT ferroelectric films sandwiched between conducting electrodes, shown in Figure 3.1, to store data in polarization which creates a positive or negative pulse (while clamped, due to the electrostrictive and piezoelectric response) in response to application of a read voltage. These devices were very high power (30 V/mil write, 45V read) and very slow (≈ 1 ms) [2].

3.2 More recent implementations with BaTiO₃

As covered briefly in Section 4.2, Contreras et. al discovered the first FTJ using BaTiO₃, a ferroelectric well known since it's initial synthesis as a bulk material. In that paper, the group had investigated both Pt/PZT/SrRuO₃ and SrRuO₃/BaTiO₃/SrRuO₃ FTJs. The PZT FTJ displayed poor performance (likely due to vanishing polarization density at small dimensions) while, although having similar electrodes, the BaTiO₃-



Figure 3.1: "Bender memory" schematic from [2]. This 8-bit device stores data as remanent polarization in the top-most ferroelectric material. Write pulse is ≈ 1 ms of 20-30 V/mil.

based FTJ had a memory window of $HRS/LRS \approx 3$, shown in Figure 3.2 [3]. As already discussed in Section 4.2, the memory window is heavily dependent on the dissimilarity of screening lengths between electrodes and, considering this FTJ has the same material for both electrodes, it's surprising that the performance is so good. The group (Contreras, Kohlstedt, et. al) clears up this incongruity in their 2005 paper where, in addition to using the findings of Zhuravlev et. al [4] to explain FTJ performance, they report that the interface between bottom electrode and ferroelectric exhibits a Ruddelsen-Popper interfacial layer which modifies the effective screening length for that electrode, increasing asymmetry and therefore memory window [26].

Groups have continued to research BaTiO₃-based FTJs, including a recent 2013 paper by Wang et. al which presents a device with Co and $La_{0.67}Sr_{0.33}MnO_3$ as electrodes. The group achieves a memory window $HRS/LRS \approx 100$ with a 2 nm ferroelectric and demonstrates switching times as fast as 13 ns (for relatively high write voltages, $\approx 3V_c$). They also use extracted values to design a *Verilog-A* model of their devices [10].



Figure 3.2: Performance of FTJs for (a) fresh device with PZT ferroelectric and (b) device with BaTiO₃ ferroelectric after -1.2V priming pulse, taken from Contreras et. al [3].

3.3 Applications of FTJs

FTJ devices are ideal for two main applications; non-volatile digital memory and brain-inspired computing. Portable electronics demand fast, low-power storage devices and, as shown in Table 3.1, FTJ provide the highest speed and lowest power.

Brain-inspired computing is the implementation of CMOS devices, which mimic the integrate-and-fire responses of neurons, interconnected by devices with modifiable signal strength, the function of a synapse, as shown in Figure 3.3. These types of systems are most applicable to spatio-temporal data sets which are tolerant to noise. For instance, facial recognition in video monitoring was demonstrated by Chevitarese et. al using the IBM neuromorphic chip (which uses filamentary ReRAM devices) and achieves 99% accuracy with total power consumption of 222mW [30]. Digitization of pen-stroke inputs and word-detection in audio signals could also benefit from neuromorphic implementation. The easiest type of synapse to implement is a two-terminal memristor which can be programmed to either have a high resistance (low connective strength) or low resistance (high connective strength). Of available memristor devices, shown in Table 3.1, FTJs are at a clear advantage. Though occupying more area than PCM and FTJ devices, FTJs are faster and operate at lower power compared to all other devices. For this reason they are optimal for both neuromorphic

Device	NAND/NOR	ReRAM	PCM	MTJ	FTJ
Visual (Red and blue boxes are two different states in time)	n*-PolySi Control Gate 100, Insure Oals n*-PolySi Floating Gate 100, Toward Oals n* S/D n* S/D p*-Si Substrate	M2	M2 M1	$ \begin{array}{c} M2 \\ \leftarrow \leftarrow \\ \rightarrow \leftarrow \\ M1 \end{array} $	M2 ↑ ↓ M1
Mechanism	Vt Shift	O ₂ Vac./ Filamen- tary	Phase change	e ⁻ Spin (Mag)	Polarization
Speed (s)	400u [27]	500n	50n	30n [27]	10n
Power (J)	15u [28]	250n	6p	1.4u	30f
Cell Area	$4F^2 \text{ or } 10F^2 [29]$	$25F^2$	$16F^{2}$	$1.3F^{2}$	$22F^2$
Material	Si	Ag, a-Si, W	$\mathrm{Ge_2Sb_2Te_5}$	MgO(mag)	$\begin{array}{c} \text{BaTiO}_2\\ (\text{now}\\ \text{HfO}_2) \end{array}$

CHAPTER 3. BRIEF HISTORY AND APPLICATIONS OF FTJ IMPLEMENTATIONS

Table 3.1: Performance of alternative technologies compiled from various sources. MTJ values from Aziz et. al and Lee et. al. [5,6], all other from Ebong et. al. and Kim [7,8] unless otherwise referenced in table.

and non-volatile memory applications.

3.4 Alternative technologies

Memristors can be implemented by a few different technologies, each with their own characteristic strengths and shortcomings, which are discussed in this section.

3.4.1 Filamentary ReRAM

These devices operate by forming and destroying a nanofilament of conducting material in an insulating or high-resistance "switching" medium. Many types of these devices exist, but generally the most used CMOS-compatible versions are Ag/SiO2/Pt or W/SiGe/a-Si/Ag. The first type forms/destroys Ag nanofilaments through the SiO2 layer while the latter forms/destroys Ag nanofilaments through the a-Si layer [31,32]. Both switching mediums are ≈ 20 nm thick. Though these types of devices

CHAPTER 3. BRIEF HISTORY AND APPLICATIONS OF FTJ IMPLEMENTATIONS



Figure 3.3: Simple diagram of (left) a physical model of neurons and synapses, the brain's computation devices, and (right) their electronic implementation in a typical brain-inspired computing system.

are well-understood and widely used, they are not very low power (3.5V program pulses applied to devices with $R_{\rm avg} \approx 1M\Omega$) and are rather slow ($\approx 100 \ \mu s$ program times, $\approx 500 \ \mu s$ read) [32].

3.4.2 Magnetic tunnel junctions

The MTJ is designed as a tunnel oxide sandwiched between two ferromagnetic materials. One of the ferromagnets is pinned to be magnetized in a direction, while the other is free to magnetize parallel or anti-parallel to it (controlled by inducing a magnetic field in it by passing a large current through a nearby conducting material). When both magnetic films are oriented parallel the tunnel resistance through the device is lower than when anti-parallel (due to the effect of spin-transfer torque). These devices can achieve memory windows as high as $HRS/LRS \approx 1000$, but usually have higher current density in both states than FTJs and also require rather large current pulses to write the magnetic state [5,6].

3.4.3 Phase-change memory

Lastly, PCM stores data by changing the crystal phase of a material in a junction. When fresh, the material is in a crystalline (low resistance) state. By passing sufficient current through a heater, the phase change material is melted and quickly quenched

CHAPTER 3. BRIEF HISTORY AND APPLICATIONS OF FTJ IMPLEMENTATIONS

by passing a large current through it. This forces the material to remain amourphous and have a higher resistance, usually $HRS/LRS \approx 1000$. To return to low resistance state, a moderate current pulse is passed through the material, melting it, and held there long enough melt and facilitate crystalization of the material. Though typical current density in both states are lower than MTJ, they are still not as low as FTJ and, like MTJ, the PCM requires rather large currents to write [33]. Therefore, it is not ideal for low-power computing.

Chapter 4

Analysis of M1-Fe-M2 Structure

At its core, an FTJ is a modified MIM so it's logical to start by examining an MIM and modifying our analysis to reflect the different material properties. All band structure and current density figures in this section, except Figure 4.3, are simulated results performed in this work using a custom python program included in Appendix A.

4.1 Band structure in the absence of polarization field

An MIM with non-ferroelectric insulator has no internal polarization field and therefore returns to the same zero-field band structure, shown in Figure 4.1, after any external field application (for d = 2 nm thick insulator with $E_a = 2$ eV and metals having $\chi_1 = 4.08$ eV, $\chi_2 = 4.85$ eV). The thermionic emission current, from electrons which gain sufficient energy from phonon interaction to surmount the barrier, of such a device is calculated using Equation 4.1, and for our example is roughly 1e-41 A/cm² (practically "0" current) at 0.5V. Since this MIM has an insulator with thickness less than the penetration distance of the electron wave, an appreciable current occurs due to Fowler-Nordheim tunneling, J_{tun} , when electrons are able to quantum-mechanically tunnel through the triangular or trapezoidal energy barrier. This current, calculated using Equation 4.2, is shown in Figure 4.2 and is the main current contributing mechanism for this type of device (7e4 A/cm² at 0.5V for this example). Like most MIMs, this device's tunnel current density has a separation around zero applied voltage where the current becomes "zero" and also has a slight asymmetry between curves under negative and positive applied voltage.



Figure 4.1: The energy band diagram of an MIM with a 2 nm thick insulator with $E_a = 2$ eV and metals having $\chi_1 = 4.08$ eV, $\chi_2 = 4.85$ eV, normalized to the fermi energy.

$$J_{th} = A_{th}T^{2} \exp(-\psi'/k_{B}T)(1 - \exp(-qV/k_{B}T))$$
where, $A_{th} = \frac{4\pi m^{*}qk_{B}^{2}}{h^{3}}$

$$J_{tun} = J_{0} \left\{ \bar{\psi} \exp\left(-A_{tun}\sqrt{\bar{\psi}}\right) - (\bar{\psi} + qV) \exp\left(-A_{tun}\sqrt{\bar{\psi}} + qV\right) \right\}$$

$$J_{0} = \frac{q}{2\pi h(\beta d)^{2}} \quad \bar{\psi} = \frac{1}{d} \int_{0}^{d} \psi(x)dx, \text{ is mean barrier height}$$

$$A_{tun} = \frac{4\pi\beta d\sqrt{2m^{*}}}{h} \quad \beta \text{ is a correction factor, usually 1}$$

$$(4.1)$$

4.2 Band structure under polarization

When the first FTJ was discovered by Contreras et. al in 2002, $BaTiO_3$ ferroelectric with $SrRuO_3$ and PZT as electrodes, its operation went unexplained and was origi-



Figure 4.2: The Fowler-Nordheim tunneling current of an MIM with material properties listed in Section 4.1.

nally published purely as a dissemination of experimental results. [3] It was not until 2005 that the phenomenon was explained by Zhuravlev et. al, who postulated that the ferroelectric polarization, P, induces equal and opposite surface charge densities, $\sigma_p = -P$, which exist in infinitessimally thin sheets at the interfaces of each contact and the ferroelectric. Shown in Figure 4.3, the surface charges must then be locally screened by each electrode, thereby inducing screening charge densities, σ_s , as given by Equation 4.3, with screening lengths (or debye lengths) in metal 1, σ_1 , and metal 2, σ_2 , given by Equation 4.4. Finally, these charges modify the zero-polarization band structure with additional potentials within both electrodes and the ferroelectric, as given by Equation 4.5 and shown in Figure 4.3 by Zhuravlev et. al [4]. Though not explicitly given by the group, it is clear that the additional potential contribution within the ferroelectric is given by Equation 4.6.

$$\sigma_s = \frac{Pd}{\varepsilon_f(\delta_1 + \delta_2) + d} \tag{4.3}$$



Figure 4.3: (a) Diagram of charge densities created for left polarized ferroelectric and (b) corresponding generated potentials across an FTJ, having electrodes with dissimilar screening lengths, from Zhuravlev et. al [4].

$$\delta_x = L_D = \sqrt{\frac{\varepsilon k_B T}{q^2 N_x}}$$
 where, for a metal $N_x = c_0$ (4.4)

$$\psi(x) = \begin{cases} \frac{\sigma_s \delta_1 \exp(-|x|/\delta_1)}{\varepsilon_0}, & x \le 0\\ -\frac{\sigma_s \delta_2 \exp(-|x-d|/\delta_2)}{\varepsilon_0}, & d \le x \end{cases}$$
(4.5)

$$\psi(x) = \left\{ \psi(0) + (\psi(d) - \psi(0)) \left(\frac{x}{d}\right), \qquad 0 < x < d \right.$$
(4.6)

It's clear to see already that for electrodes with dissimilar screening lengths there will be a non-zero depolarizing field, because of the reduced field contribution from charges further from the interface, and there will be a difference in average potential barriers for polarization towards M1 versus M2. Finally, integrating all the above contributions from polarization-induced charges to the zero-field band structure, an FTJ with material properties consistent with those used in Section 4.1 (and assuming $P = 10\mu \text{ C/cm}^2$, $\varepsilon_f = 40\varepsilon_0$, $\delta_1 = 0.06$ nm, and $\delta_2 = 0.4$ nm) would exhibit band structures as shown in Figure 4.4.


Figure 4.4: The energy band diagrams, at V = 0, of an FTJ with material properties given in Section 4.2, for positive (towards M1) and negative (towards M2) polarization.

4.3 Extraction of tunnel Current and (by extension) resistance states

The tunnel current density for each state (positive polarization and negative polarization), is calculated again using Equation 4.2, but now requires the additional potential contributions of equations 4.5 and 4.6. For this case, positive polarization (towards M1) has a lower barrier than negative polarization (towards M2), so we will term each state the LRS and HRS, respectively. The corresponding current density curves are shown in Figure 4.5, and is representative of an FTJ having Al as M1, Al:HfO₂ as ferroelectric, and degenerately doped ($N_a = 1 \times 10^{20}$ cm⁻³) p+ Si as M2. Since the resistivity is given by $\rho = E/J = V/(dJ)$, the resistance states would correspond directly to the current densities of each state. Lastly, the memory window is a ratio of the device's resistivity (at the same applied voltage, usually the read voltage, v_{dda}) in each state, $HRS/LRS = \rho_{HRS}/\rho_{LRS} = J_{LRS}/J_{HRS}$.



Figure 4.5: The Fowler-Nordheim tunneling current of an FTJ with material properties consistent with those used in Figure 4.4, showing a memory window $HRS/LRS \approx 2.3$.

Chapter 5

Design of Ferroelectric HfO₂-based FTJs and Integration with CMOS Process

For this design, a twin-well polysilicon-gate planar CMOS process flow by Lynn Fuller [34] was modified by the addition of required steps for deposition and patterning of the ferroelectric. If being fabricated at RIT, the author recommends keeping designed CMOS devices at a minimum length of 2 μ m to achieve highest yield, though adaptation of these processes to another process with smaller minimum feature size and varying gate material would be relatively straight-forward.

5.1 FTJ design

In an effort to keep the FTJ fully CMOS-compatible the electrodes were chosen to be Al and p- doped Si, as shown to be effective in Section 4.3. Each device is designed as a crossbar such that the area of an FTJ is the width of the p- electrode times the width of the Al electrode. This way, a larger array of FTJ devices are designed as horizontal p- lines (in "oxide" mask level) and vertical Al lines.

In order to predict and optimize FTJ performance, all equations from Section 4 were integrated into a flexible python program with user-interface for input of relevant material properties. The code for this program is given in Appendix A.

Interestingly, extracting memory window as a function of increasing screening length in the poor metal (assuming the other metal has a screening length of δ_1 =



Figure 5.1: Simulated HRS/LRS increases with larger screening length ratio before plateauing around $\frac{\delta_2}{\delta_1} \approx 60$. For an Al/Al:HfO₂/p+ Si FTJ with 2 nm ferroelectric.

0.5 Å), as shown in Figure 5.1, shows a saturation starting at around 60 $\approx \delta_2/\delta_1$ (corresponding to $\delta_2 = 3$ nm, p+ Si $N_a = 2 \times 10^{18}$ cm⁻³).

Even more interestingly, varying the screening length in the "good" metal (while keeping the poor metal $\delta_2 = 3$ nm), as shown in figure 5.2, yields two important conclusions. First, a metal with incredibly high carrier concentration ($\delta_1 < 0.05$ Å) would actually cause a sharp decay in memory window, owing likely to the total screening of the depolarizing field at that interface and (by extension) a removal of its positive effect on introducing dissimilar barriers. Second, the memory window improves with increased screening length but reaches a maximum at $\delta_1/\delta_2 \approx 0.38$. This is likely due to increasing total available charges to contribute to depolarizing field until maximizing once charges are located too far away from the interface to contribute (as is the case in materials with a larger screening length). The screening length of the Al electrode could be increased by interface defects, oxide charges, or material impurities. The screening length of AlSi (10% Si) would also be larger than pure Al and approach the ideal value ($\delta_1 = 1.14$ nm).



Figure 5.2: Simulated HRS/LRS for increasing δ_1 , showing a maximum. For an Al/Al:HfO₂/p+ Si FTJ with 2 nm ferroelectric.



Figure 5.3: Simulated HRS/LRS and HRS resistivity for an Al/Al: $HfO_2/p+$ Si FTJ with varying ferroelectric thickness.

5.2 State of the art FTJs

For this study, it is best to assume the Al electrode will behave non-optimally (having no impurities) and therefore, the FTJ design for the Al/Al: HfO_2/p -Si device presented in this work has material properties $\delta_1 = 0.06$ nm, $\chi_1 = 4.08$ eV, $\varepsilon_f = 40\varepsilon_0$, $E_a = 2$ eV, $P_r = 15 \mu C/cm^2$, d = 2, 3, or 5, $m^* = 0.11 m_e$, $\delta_2 = 3$ nm, and $\chi_2 = 4.85$ eV. The Al: HfO_2 ferroelectric is adapted from the process used by Polakowski et. Al [35] and is assumed to behave with similar speed, polarization, and endurance performance. A comparison of this device to other state of the art FTJs is shown in Table 5.1. Importantly, the small coercive electric field (\mathcal{E}_c) of HfO₂-based ferroelectrics leads to a lower required program voltage (the coercive voltage, V_c), and therefore lower power consumption, compared to $BaTiO_3$ and $BiFeO_3$ FTJs. Speed performance between FTJs are mostly similar, though endurance of HfO_2 -based devices is higher than that of BiFeO₃ devices. Most importantly, the Al/Al:HfO₂/p-Si FTJ can be designed with either a 2, 3, or 5 nm ferroelectric layer; leading to performance with either lower high-state resistivity ($\rho_{\rm HRS}$) than all other FTJs (enabling high speed performance by minimizing $\tau = RC$ while only exhibiting moderate power density (Pd) with a 2 nm ferroelectric or very high $\rho_{\rm HRS}$ with a potentially huge memory window of 5×10^5 and extremely low power performance (2.5 fJ for each 500 nm² device) with a 5 nm ferroelectric (more ideal for NMC applications where a large memory window permits more memory states). At a more moderate performance optimization, a 3 nm ferroelectric in the Al/Al: HfO_2/p -Si FTJ yields a memory window similar to that of the $BaTiO_3$ FTJ reported by Abuwasib et. Al [9] but achieves lower power consumption by a factor of $\approx 1 \times 10^{-3}$. All three of these simulation results indicate that Al:HfO₂-based FTJs are superior to both alternative technologies and FTJs using competing ferroelectrics for both neuromorphic computing and nonvolatile memory applications, excelling at low-power high-speed performance.

CHAPTER 5. DESIGN OF FERROELECTRIC $\rm HFO_2\text{-}BASED$ FTJs AND INTEGRATION WITH CMOS PROCESS

Researcher [cite]	Device	Materials	$\mathcal{E}_c \ (V/cm)$	Area	CMOS?
Chanthbouala et. Al [36]	FTJ	$Co/BaTiO_3/LSMO$	1×10^{7}	0.096	No
Abuwasib et. Al [9]	FTJ	Co/BaTiO ₃ /LSMO	1×10^7	0.303	No
Boyn et. Al [12]	FTJ	Co/BiFeO ₃ /CCMO	3.3×10^{6}	0.125	No
Mueller, Schroeder et. Al [37, 38]	MIM	$Pt/TiN/Si-HfO_2/TiN$	1×10^{5}	10000	Yes
Polakowski et. Al [35]	MIM	$TiN/Al:HfO_2/TiN$	1×10^{5}	50	Yes
This Work (Based on Simulations)	FTJ	Al/Al:HfO ₂ /p-Si	1×10^{5}	0.25	Yes

Research	d (nm)	$\rho_{\rm HRS} \ (\Omega \cdot {\rm cm}^2)$	HRS/LRS	P_r	Speed	Endurance	V_c	$Pd (W/cm^2)$
[36]	2	4.8×10^{-2}	300	-	10 ns	-	2.0	83.3
[9]	2	4.8×10^{-3}	60	-	-	-	2.0	823
[12]	4.6	5×10^{-2}	1000	100	100 ns	4×10^{6}	1.5	45
[37, 38]	10	-	-	17	10 ns	1×10^{10}	1.0	
[35]	12	-	-	15	not rep.	2×10^{9}	1.2	
	2	1.8×10^{-4}	6.2				0.2	222
This Work	3	1.54×10^{-1}	90	15	10 ns	2×10^{9}	0.3	0.584
	5	2.3×10^{5}	500000				0.5	1×10^{-6}

Table 5.1: Tables comparing relevant performance data for this research work to state of the art FTJs. LSMO stands for $\text{La}_x \text{Sr}_{1-x} \text{MnO}_3$ and CCMO is $\text{Ca}_{0.96} \text{Ce}_{0.04} \text{MnO}_3$. Area units are μm^2 . Pd is surface power density and P_r is remanent polarization in ($\mu \text{C/cm}^2$).

Step	Step Code	Step Description	Tool	Time
Number				(hrs)
1	OX05	pad oxide 500 Å, Tube 4, 45 min at 1000C	Bruce Furnace 4	3
2	CV02	1500 ÅSi3N4 LPCVD Deposition, 30 min at 810C	LPCVD Nitride	4
3	PH03	level 1- Oxide - Clear Field	ASML & SSI	, - 1
4	ET29	Plasma etch Nitride, 1500 Åtarget	LAM 490	0.3
IJ	ET07	ash all photoresist	Gasonics Asher	0.15
9	CL01	RCA clean	RCA Bench	0.85
7	OX04	First Oxide Tube 1, 3650 Å Bruce 1 Recipe 330, 55 mins at 1000C	Bruce Furnace 1	2.65
x	ET06	Etch Oxide, 3650 Åtarget, BOE 7to1 for 3.6 min	7to1 BOE	0.25
6	OX04	2nd Oxide Tube 1, 3650 Å, Bruce 1 Recipe 330, 55 mins at 1000C	Bruce Furnace 1	2.65
10	ET19	Nitride etch, $30s$ dip $5:1$ BHF, 20 min Hot Phosphoric Acid $175C$	Hot Phos Bench	1
11	PH03	level 2 Nwell - Dark Field	ASML & SSI	1
12	IM01	Cover bottom of wafer: Nwell top, 3E13, P31, 170 KeV	Varian Implanter	2
13	ET07	ash all photoresist	Gasonics Asher	0.15
14	PH03	level 3 – Pwell - dark field (or clear field Nwell mask with neg resist)	ASML & SSI	1
15	IM01	Cover top of wafer, Pwell bottom, 8E13, B11, 80 KeV	Varian Implanter	2
16	ET07	ash all photoresist	Gasonics Asher	1
17	OX06	Well Drive, Tube 1 Recipe 11, 480 min at 1100C	Bruce Furnace 1	×
18	PH03	level 4 - NMOS Vt - dark field (or clear field Nwell mask with neg resist)	ASML & SSI	1

5.3 Designed CMOS-process with FTJ-fabrication steps

\mathbf{Step}	Step Code	Step Description	Tool	Time
Number				(hrs)
19	IM01	NMOS Vt, 7.95e12, P31, 60KeV	Varian Implanter	9
20	ET07	ash all photoresist	Gasonics Asher	0.15
21	PH03	level 5 – PMOS VT adjust - nwell level - dark field	ASML & SSI	1
22	IM01	PMOS Vt, 3.02e12, B11, 30 KeV	Varian Implanter	9
23	ET07	ash all photoresist	Gasonics Asher	0.15
24	ET06	etch 500 Å pad oxide, 50:1 $\mathrm{H_2O:HF}$ (3.6 mins)	50:1 HF Etch	0.25
25	CL01	pre-gate oxide RCA clean (with extra etch, next step)	RCA Bench	0.85
26	ET06	etch native oxide (extra $30s 50:1 \text{ HF dip})$	RCA Bench	0.1
27	0X06	$100~{\rm \AA}$ dry (N2O) gate oxide, Bruce Tube 4, Recipe 213, 60 mins at 900C	Bruce Furnace 4	33 S
28	CV01	LPCVD poly deposition, 4000 Å	LPCVD Polysilicon	4
29	PH03	level 6 – poly gate - clear field	ASML & SSI	1
30	ET08	poly gate plasma etch, 4000 Åtarget, FACPOLY recipe	Drytek Quad	0.5
31	ET07	ash all photoresist	Gasonics Asher	0.15
32	CL01	RCA clean	RCA Bench	0.85
33	OX05	poly re-ox, 500 Å, Bruce Tube 4 Recipe 250	Bruce Furnace 4	3
34	PH03	level 7 - p-LDD - dark field	ASML & SSI	1
35	IM01	PMOS LDD, 4E13, B11, 50 KeV	Varian Implanter	4
36	ET07	ash all photoresist	Gasonics Asher	0.15

Step	Step Code	Step Description	Tool	Time
Number				(hrs)
37	PH03	level 8 – n-LDD - dark field	ASML & SSI	1
38	IM01	PMOS LDD, 4E13, P31, 60 KeV	Varian Implanter	4
39	ET07	ash all photoresist	Gasonics Asher	0.15
40	CL01	RCA clean	RCA Bench	0.85
41	CV02	LPCVD nitride spacer 3500 Å	LPCVD Nitride	4
42	ET39	sidewall spacer etch, 3500 Åtarget, FACSPCR 30sccm SF6 and CVF3	Drytek Quad	0.5
		$(125 \mathrm{nm/min})$		
43	PH03	level 9 - $N+D/S$ - dark field	ASML & SSI	1
44	IM01	N+D/S, 4E15, P31, 60 KeV	Varian Implanter	2
45	ET07	ash all photoresist	Gasonics Asher	0.15
46	PH03	level 10 - P+ D/S - Pimp - Dark Field	ASML & SSI	1
47	IM01	P+D/S, 4E15, B11, 50 KeV	Varian Implanter	2
47(2)	IM01	Cover bottom of wafer: P+ top 4E15, B11, 50 KeV	Varian Implanter	2
47(2)	IM01	Cover top half of wafer: N+ bottom 4E15, P31, 60 KeV	Varian Implanter	2
48	ET07	ash all photoresist	Gasonics Asher	0.15
49	CL01	RCA clean	RCA Bench	0.85
50	OX08	DS Anneal, Bruce 2, 3, Recipe 284, 45 min at 1000C	Bruce Furnace 2	3
51	ET06	silicide pad ox (500A) etch, 50:1 H2O HF	50:1 HF Etch	0.25

Step	Step Code	Step Description	Tool	Time
Number				(hrs)
52	ME03	HF dip & Ti Sputter	CVC601	ۍ ا
53	RT01	RTP 1 min, $650C$	RTP	1
54	ET11	Unreacted Ti Etch	Etch Bench	1
55	RT02	RTP 1 min,800C	RTP	1
56	CV03	TEOS, P-5000, 4000 ÅOxide	P5000 TEOS Ch A	0.5
57	PH03	Photoresist mask to remove TEOS for ALD HfO2, Thick Resist COAT-	ASML & SSI	1
		FAC and DEVFAC Recipes - FEHfO2 Level - Dark Field		
58	ET06	TEOS Etch for HfO2 area FACCUT, follow with 50:1 HF dip	Drytek Quad	0.5
59	ET07	Solvent Strip or Ash	Solvent Strip Bench	0.5
60	CV33	ALD HfO2 Deposition w/ TiN	ALD	4
61	RT02	RTP 1 min,800C	RTP	1
62	PH03	(optional) Half wafer protect	Karl Suss Contact	0.5
			Aligner Stepper	
63	ET06	TiN wet etch with RCA 1 NH4OH:H2O2:H2O = 1:2:5 (APM) solution	Hot Plate with	1
		at 60 C. (1nm/s, [39])	Pyrex Dish	

CHAPTER 5. DESIGN OF FERROELECTRIC $\rm HFO_2\text{-}BASED$ FTJs AND INTEGRATION WITH CMOS PROCESS

\mathbf{Step}	Step Code	Step Description	Tool	Time
Number				(hrs)
64	ET07	(optional) Solvent Strip or Ash	Solvent Strip Bench	0.5
65	PH03	Photoresist mask to remove HfO2 if not selective growth (Negative Re-	ASML & SSI	1
		sist) - FEHfO2 Level - Dark Field		
66	ET06	HfO2 etch, 50:1 H2O:HF appx. 97s for 3nm HfO2, assuming 1:10	50:1 HF Etch	0.25
		HfO2:SiO2 selectivity. [40]		
67	ET07	Solvent Strip or Ash	Gasonics Asher	0.15
68	PH03	level 11 - CC, Thick Resist COATFAC and DEVFAC Recipes - Cont	ASML & SSI	1
		level - dark field		
69	ET06	CC etch, FACCUT, 200 W, 100 mT, 50 sccm CHF3, 10 sccm CF4, 100	Drytek Quad	0.5
		sccm Ar		
20	ET07	ash all photoresist	Gasonics Asher	0.15
71	CL01	RCA clean	RCA Bench	0.85
72	ME01	Aluminum Sputter 7500 Å	CVC601	1
73	PH03	level 12 - Metal1, Thick resist, COATMTL and DEVMTL recipes, clear	ASML & SSI	1
		field		
74	ET15	plasma 125W, Al Etch, BCl, Cl2, Chloroform, Target 7500 Å	LAM4600	1.5

\mathbf{Step}	Step Code	Step Description	Tool	Time
Number				(hrs)
75	ET07	ash all photoresist	Gasonics Asher	0.15
76	CV03	TEOS, P-5000, 4000 ÅOxide	P5000 TEOS Ch A	0.5
77	PH03	Vial - dark field	ASML & SSI	1
78	ET26	Via Etch	Drytek Quad	0.5
79	ME01	Al Deposition	CVC601	1
80	PH03	Metal 2 - clear field	ASML & SSI	1
81	ET15	plasma 125W, Al Etch, BCl, Cl2, Chloroform, Target 7500 Å	LAM4600	1.5
82	ET07	ash all photoresist	Gasonics Asher	0.15
83	CV03	TEOS, P-5000, 4000 ÅOxide	P5000 TEOS Ch A	0.5
84	PH03	Via2 - dark field	ASML & SSI	1
85	ET26	Via Etch	Drytek Quad	0.5

Step	Step Code	Step Description	Tool	Time
Number				(hrs)
86	ME01	Al Deposition	CVC601	1
87	PH03	Metal 3 - clear field	ASML & SSI	1
88	ET15	plasma 125W, Al Etch, BCl, Cl2, Chloroform, Target 7500 Å	LAM4600	1.5
89	ET07	ash all photoresist	Gasonics Asher	0.15
06	CV03	TEOS, P-5000, 4000 ÅOxide	P5000 TEOS Ch A	0.5
91	PH03	Via3 - dark field	ASML & SSI	1
92	ET26	Via Etch	Drytek Quad	0.5
93	ME01	Al Deposition	CVC601	1
94	PH03	Metal 4 - clear field	ASML & SSI	1
95	ET15	plasma 125W, Al Etch, BCl, Cl2, Chloroform, Target 7500 Å	LAM4600	1.5
96	ET07	ash all photoresist	Gasonics Asher	0.15
67	SI01	sinter	Bruce	2

CHAPTER 5. DESIGN OF FERROELECTRIC $\rm HFO_2\text{-}BASED$ FTJs AND INTEGRATION WITH CMOS PROCESS

To minimize additional process steps, the p-Si electrode is defined by the pseudo-STI field oxide growth (steps 3-9) which also defines the active areas of transistors. This process does exhibit some feature thinning, so a 2 μ m line on mask (transferred to nitride) yields approximately a 250 nm line width of exposed silicon for the electrode. The p- doping is introduced during the implant for PMOS-device source/drain, step 47. A modified version of step 47, called step 47(2), can be used to study the affect of n-doping instead of p-doping the lower (M2) electrode, but cannot be used with full CMOS integration. To confine Al:HfO₂ to FTJ areas, the same tetra-ethyl orthosilicate (TEOS) oxide used as an interlevel dielectric (ILD) below each metal layer is deposited, step 56, and patterned, step 57, to open windows to FTJ areas before Al: HfO_2 deposition by ALD, step 60. The Al: HfO_2 is also capped in-situ with TiN before being annealed in RTP (to form the ferroelectric state), step 61. The TiN must then be removed, since it is conducting and would cause device shorts, and is selectively removed, in step 63, by the SC1 chemistry used in a standard RCA clean (at a rate of 1nm/s), as shown by Liu et. al [39]. This must be done in a pyrex dish on a hot plate in a wet etch bench, not in the RCA bench, to avoid contamination. Finally, the same mask used to open windows in the TEOS can be used with negative resist, in step 65, to create a soft mask protecting the FTJ areas and then etch the $Al:HfO_2$, in step 66, from unwanted areas (though this is not necessary). Having already deposited the TEOS oxide, the contact cuts can be etched, step 69, and metal 1 (Al) deposited, step 72, and patterned, steps 73 and 74. The metal 1 mask is therefore also defining the Al electrodes for the FTJs! In whole, the only extra steps for FTJ-fabrication are the TEOS oxide etch, ferroelectric deposition and anneal, and TiN/ferroelectric etching only requiring one extra mask. A shortened version of this process, with only the required steps to fabricate FTJ devices, is given in Appendix B.



Figure 5.4: Athena simulation of CMOS devices tuned for low threshold voltages (left) and FTJ device (right).

5.4 Process simulation

Silvaco is a semiconductor simulation tool used often in both academic and industry research. It has modules for process simulation, Athena, and electrical simulation of a simulated process, Atlas; though electrical simulations are more suited to transistor performance and related connections. In order to verify the proposed process design, from Section 5.3, it was simulated using Athena. The code is included in Appendix C and important figures are shown in this section. Importantly, the CMOS devices are shown in Figure 5.4, showing appropriate wells and junction depths for source/drain. The window opened in TEOS is shown to be appropriate for isolating ferroelectric to desired areas, shown in Figure 5.5 with SiO₂ substituted for HfO₂ since Athena does not have it. This simulation platform was also used to fine tune the use of wet etch before HfO₂ deposition to accurately reach 250 nm device width, shown in Figure 5.6.

For implementation within another process node or with transistors of differing threshold voltage, *Athena* simulation should be repeated with corrected well, threshold adjust, and source/drain implants. Surface doping of the FTJ region should be extracted and used for recalculation of δ_2 and corresponding memory window.



Figure 5.5: Athena simulation of FTJ device (SiO2 substitued for ferroelectric).



Figure 5.6: Zoom of FTJ device showing ≈ 250 nm device width.

Chapter 6

System Design and Simulations for Digital Memory Applications

The designs of all circuits were performed in *Cadence Virtuoso* using a 45 nm CMOS PDK. The design rules of this PDK are consistent with those required for the 2 um process to be performed at RIT but allowed for easier use of the DRC and LVS tools native to this PDK. Additionally, this allowed for performance simulation representative of implementation with fairly modern devices. When implemented in the 2 um CMOS process at RIT, the mask file from *Virtuoso* was simply scaled up (from 45 nm to 2 um, a factor of 44.44) before mask printing.

6.1 Read/Write scheme

When writing an FTJ, the bias applied across it must meet or exceed the coercive voltage, V_c , in order to flip the polarization to the desired direction (over any reasonable amount of time). While reading, the bias must be less than V_c in order to prevent state disturbance. Let's take, for example, an FTJ with $V_c = 0.5$ V. As shown in Figure 6.1, these schemes would work to write the HRS and LRS as shown and to read the device (since read will always be performed in the same direction).

However, FTJs are often (if not always) designed in an array (like most memory). Within this array, the positive terminals are connected to rows and the negative terminals to columns, as shown in Figure 6.2. Using the address scheme from before,



Figure 6.1: An address scheme which, though appropriate for a stand-alone device, would be inappropriate for devices in an array.



Figure 6.2: A simple schematic showing the typical connectivity of FTJ devices in an array, for both memory or neuromorphic logic applications. Lines and columns only connect through FTJ devices and do not connect at intersections. Dotted lines indicate an arbitrary number of repeated lines and columns.

other non-addressed devices in that row or column would experience the same bias as the addressed device!

Ultimately, the best solution to this will be one of two options and will be up to the system designer. The first option is to have rails centered around ground such that the write rails are (for our example) $V_{\rm DD}=0.3$ V and $V_{\rm SS}=-0.3$ V, read rails are $v_{\rm dda}=0.2$ V and $v_{\rm ssa}=-0.2$ V and whenever a column or row is not being addressed it should be grounded. That way, the write scheme follows Figure 6.3 for addressed devices and non-addressed devices, shown in Figure 6.4 (in same row), are not disturbed during

Write HRS

$$V=0.3V_{p_{1}}V=-0.3V$$

Write LRS
 $V=-0.3V_{p_{1}}V=0.3V$
Read
 $V=0.2V_{p_{1}}V=-0.2V$

Figure 6.3: An address scheme appropriate for FTJs in an array.

Write HRS

$$V=0.3 V_{p} V=0V$$

Write LRS
 $V=-0.3 V_{p} V=0V$
Read
 $V=0.2 V_{p} V=0V$

Figure 6.4: Non-addressed devices in the same row, for various write/read states. Non-addressed devices in the same column would experience the opposite bias. In this way, these devices will not be disturbed.

read or write.

Though this address choice does allow non-addressed devices to stay at ground, preventing current flow through the FTJ devices to the bulk silicon (which is typically grounded) it does require CMOS devices with near-zero threshold voltage. If this is undesirable, another option is to shift all rails by $+V_{\text{DD}}$, leaving the write rail low at 0V but requiring all non-addressed lines to be held (for our example) at 0.3V. Ultimately, this is the decision of the system designer and depends on related process constraints.

6.2 Linear resistance change simulation

The most simple way to model the changing resistance of an FTJ is to first calculate, using equations from Chapter 4, the resistance of each state (at the read bias) using material properties appropriate for the chosen device. The model written in *Verilog-*A, given in Appendix D.1.1, assumes that the resistance would change linearly over some chosen "transition time" while biased above $|V_c|$ towards the corresponding

CHAPTER 6. SYSTEM DESIGN AND SIMULATIONS FOR DIGITAL MEMORY APPLICATIONS

state and saturate once reaching the resistance of that state. Simulation results using CMOS devices from the 45nm PDK of *Cadence Virtuoso* (used for ease of DRC and LVS, and for results more representative of a modern CMOS process) are shown in Figure 6.10 and are useful for digital memory applications, with write times of ≈ 0.6 ns for HRS and ≈ 0.3 ns for LRS and read times of ≈ 10 ns for HRS and ≈ 4 ns for LRS. However, brain-inspired computing systems, which require precise control as the device transitions from one state to the other, need a more complicated simulation which models polarization change versus time and corresponding resistance.

6.3 Timing-based simulation

Working with data for polarization versus program time from Schroeder et. al [41], piece-wise polynomial models were fit to the data and used to direct further study of the general phenomena of timing in ferroelectrics. Some modeled curves are given in Figure 6.5 and the equation and relevant model fit parameters are given by Equation 6.1. Though these curves suggest switching times close to 1 μ s, the group posits that this data was influenced by the test setup delay and that realistic switching times are in the 1 ns range [41].

$$2Pr(V,t) = MIN \begin{pmatrix} MIN(13.071 * V^{2.929}, 6.339 * V + 27.357) \\ MAX(MIN(D + E * \ln(t), MAX(A + B\log(t) + C\log^{2}(t), 0)), 0) \end{pmatrix} \\ A = MAX(445.4V - 416.102, 22V) \\ B = MAX(118.125V - 112.071, 5.8V) \\ C = MAX(7.782V - 7.525, 0.26V) \\ D = MIN(9.904V + 17.865, 19.375V^{2} - 6.3V + 1.4) \\ E = MAX(9.105V - 5.152 - 3.387V^{2}, 0.217)$$

$$(6.1)$$

41

CHAPTER 6. SYSTEM DESIGN AND SIMULATIONS FOR DIGITAL MEMORY APPLICATIONS



Figure 6.5: Changing polarization as a function of time for varying applied voltages for a sample with $V_c \approx 0.9$ V.

As discussed in Section 2.4, total polarization in ferroelectric materials is the aggregate contribution of many domains, each having their own switching voltages and times depending upon their orientation (referenced to the applied field). As such, the model was binned into domains by subtracting a total curve of $V = V_a - 0.2$ from $V = V_a$, therefore giving the polarization contribution for ferroelectric domains having switching voltages $V_a - 0.2 < V_c < V_a$. These curves were modified by capping at maximum (removing decreasing polarization for increasing time) and are shown in Figure 6.6.

One would logically expect a normal distribution of domains; with very few having low coercive voltage, very many switching at some moderate voltage, and very few being oriented so close to 90° from the applied field to have very high coercive voltage. Though a bit noisy, owing likely to the multiple normalizations performed on the curves in previous model steps, the maximum domain contributions shown in Figure 6.7 do suggest this type of normal distribution, centered around $V_c = 0.9$ V but

CHAPTER 6. SYSTEM DESIGN AND SIMULATIONS FOR DIGITAL MEMORY APPLICATIONS

Polarization versus time, binned for domains 100.4 < V < 0.6 V0.8 < V < 1.0 V 1.2 < V < 1.4 V8 1.6 < V < 1.8 V 2.0 < V < 2.2 V $2P_r \ (\mu C/cm^2)$ 6 2.4 < V < 2.6 V 4 2 0^{1} 10^{-6} 10^{-4} 10^{-3} 10^{-5} 10^{-2} 10^{-1} time (s)

Figure 6.6: Changing polarization as a function of time binned for domains existing in 0.2V intervals for a sample with $V_c \approx 0.9$ V. Only a subset of curves are plotted. The models work best when binned from 0.2V to 3V in 0.2V intervals.

having a very long right-sided tail. Further, Figure 6.8 plots switching times binned for domains and shows that for higher voltages the switching times decrease. This should make some sense, considering domains which require larger voltages to switch have more excess energy while switching and therefore transition faster.

Finally, the model equations for polarization versus time binned for domains were implemented in a *Verilog-A* model, given in Appendix D.2.1, which keeps track of each domain's contribution based on applied voltage and aggregate time. The model then calculates corresponding resistance based on the current total polarization, given material constants, using equations from Section 4.3.

6.4 Address systems

The interconnectivity described is shown in Figure 6.9 connected to a single FTJ which uses the linear resistance Verilog-A model, from Appendix D.1.1. Systems for

CHAPTER 6. SYSTEM DESIGN AND SIMULATIONS FOR DIGITAL MEMORY APPLICATIONS



Figure 6.7: Maximum polarization for domains binned to 0.2V intervals, resembling a noisy normal distribution with a long right-sided tail.

addressing FTJ devices, following the read/write scheme given in Section 6.1, were designed as tristate CMOS cells using both 45 nm devices and 2 μ m devices, though only 45 nm system performance will be examined here (since those results more closely describe the capabilities of these memories). The tristate devices, shown in Appendices D.3 through D.7, accept read enable (Ren), write enable (Wen), and write line (W) signals and toggle the output to desired voltages. SAP_ADDRESS_ROW_W and SAP_ADDRESS_COLUMN_W are used to toggle a connected row and column (positive and negative FTJ terminal) to high ($V_{\rm DD}$) and low ($V_{\rm SS}$) write voltages, respectively when Wen is high and W is high (writing the HRS). When Wen is high but W is low (writing LRS) the row is pulled to low write voltage and column to high. Read voltages applied by SAP_ADDRESS_ROW_R and SAP_ADDRESS_COLUMN_R, when Ren is high, always bring the row to read high ($v_{\rm dda}$) and the column to read low ($v_{\rm ssa}$). The column read voltage is applied to a reference resistor in series with the FTJ (and the rest of the column) and output is taken from an inverter taking its

CHAPTER 6. SYSTEM DESIGN AND SIMULATIONS FOR DIGITAL MEMORY APPLICATIONS



Figure 6.8: Time until polarization saturation for domains binned to 0.2V intervals. Higher energy domains (oriented less parallel to the applied field) switch faster due to excess energy.

input from the node (V_o) between the reference resistor and the FTJ. In this way, if $R_{\rm FTJ} > R_{\rm ref}$ then V_o pulls to $v_{\rm ssa}$ and the inverter pulls to $V_{\rm DD}$. If $R_{\rm FTJ} < R_{\rm ref}$, then V_o pulls to $v_{\rm dda}$ and the inverter transitions to $V_{\rm SS}$. SAP_ADDRESS_GND_vcc is used to hold rows and/or columns at vcc whenever not being written or read, to prevent write/read disturbs. To ensure all of the write voltage and vcc makes it to the FTJ, a pass transistor is connected in series with the reference resistor and is set to be off only while reading. Shown in figures 6.10 and 6.11 are simulation outputs of this system, showing read times of 10 ns and write times as short as 0.3 ns.

6.5 Simulation results - 4×4 Array

A testbench, code given in Appendix D.10, was written in *Verilog* which programs a 4×4 array of FTJ, as shown in Appendix D.9, all to HRS and then writes binary numbers 0 through 15 on the first row. Writing devices in an array is a two-step

CHAPTER 6. SYSTEM DESIGN AND SIMULATIONS FOR DIGITAL MEMORY APPLICATIONS

process; one step writes devices to HRS and the next step to LRS. After writing each number, the row is read to check for write errors, then the row below it is read to check for write disturbs, and finally the original row is read again to check for read disturbs. A small portion of waveforms are shown in Figure 6.12, showing 10ns read and write pulses separated by 10ns guard times for relaxation of excess voltage from capacitive discharging. This system exhibits no write errors, write disturbs, or read disturbs.

A series of tests writing random binary numbers from 0 to 15 to random rows of the array exhibits 100% accuracy, shown in Figure 6.13, but often causes *Spectre* simulation to crash by not converging. Minor modifications may need to be made to the *Verilog-A* model to smooth edges and prevent convergence issues.

CHAPTER 6. SYSTEM DESIGN AND SIMULATIONS FOR DIGITAL MEMORY APPLICATIONS



the pass transistor to bypass that resistor while writing and applying vcc. The FTJ simulates with a LRS of 300 K Ω and HRS of 10 M Ω . The reference resistor is 2 M Ω .



Figure 6.10: Simulation results from a single FTJ device connected to address circuitry designed with 45 nm CMOS. Wen $\langle 1 \rangle$ follows the same curve as Wen $\langle 2 \rangle$ in this simulation. Notice that the output, Y, transitions low when reading (Ren high) an FTJ in LRS and transitions high when reading an HRS FTJ. Write and read times are 10 ns.



Figure 6.11: Simulation results from a single FTJ device connected to address circuitry designed with 45 nm CMOS. Wen $\langle 1 \rangle$ is constantly off in this simulation; testing for write disturb when programming a different device in the same row, once in an array. The FTJ state remains unchanged even after write enable toggles for high and low writes, verifying that this system is robust against write disturbs of non-addressed devices.



Figure 6.12: Small portion of waveform while writing binary 0 to 15 in one row while all other FTJ in the 4×4 array are in HRS.



Figure 6.13: Waveform and simulation log for random binary numbers being written to random rows of the 4×4 array.

Chapter 7

Conclusions

This work has laid a nearly comprehensive framework for fabrication of FTJ devices with/without connected CMOS devices, from material to architecture. The physical phenomena present within ferroelectric materials was examined as a function of crystal structure and domains. FTJ device structures were modeled as a function of material properties and methods of extracting corresponding performance metrics (using a custom-built python code) were presented and evaluated for the proposed Al/Al:HfO₂/p-Si FTJ (having $\delta_1 = 0.06$ nm, $\chi_1 = 4.08$ eV, $\varepsilon_f = 40\varepsilon_0$, $E_a = 2$ eV, $P_r = 15 \mu C/cm^2$, d = 2, 3, or 5, $m^* = 0.11 m_e$, $\delta_2 = 3$ nm, and $\chi_2 = 4.85$ eV) which exhibits a memory window as high as HRS/LRS $\approx 5 \times 10^5$ with max current density of $\approx 3 \times 10^{-2}$ A/cm² and power density of 1 μ W/cm² with a 5 nm ferroelectric, enabling ultra-low power computing (compared to 45 W/cm^2 for competing FTJ devices) at high speeds. Using a 2 nm ferroelectric, the FTJ can achieve current density as high as 8×10^3 A/cm² with a memory window of HRS/LRS ≈ 6 , targeting higher speed applications. These devices are therefore capable of lower power and higher speed performance than any alternative memristor technology, shown in sections 3.4 and 5.1, including competing FTJ devices.

The FTJs designed and simulated were then integrated into a new process flow, based on a twin-well polysilicon gate planar-CMOS technology, which was verified by *Silvaco Athena* simulation. Algorithms for read and write of devices in an array were proposed, implemented by systems designed using a 45nm CMOS process design kit in *Cadence Virtuoso Design Suite*, and successfully simulated (using a Verilog testbench for stimulation) as digital memory storage devices in a 4×4 array architecture, with write and read times as low as 0.3 ns and 10ns, respectively.

7.1 Future Work

Ten device wafers are currently at step 22 of the FTJ-only process, shown in Appendix B, and will be completed by a future student. These wafers will be split into three groups of three wafers(with one left over), two of which will be sent to NamLAB and UCB for Si:HfO₂ and HfZrO₂ film deposition, respectively, on each wafer at one of three different thicknesses (the author recommends 2, 5, and 8nm). Once samples are completed, experimental results for P_r , t_{sat} , E_c , and resistances/current densities in each state, along with more detailed timing data for switching transitions, should be compiled and implemented in the polarization-timing FTJ model *Verilog-A* code, shown in Appendix D.2.1, which will be stored on the RIT gitlab. Finally, these models based on experimental data should be implemented with a brain-inspired computing system to examine performance of these devices in such an application. These designs could then be fabricated either by RIT (scaled to 2 µm CMOS) or an external foundry.

References

- Y. Shimakawa, M. Azuma, and N. Ichikawa, "Multiferroic Compounds with Double-Perovskite Structures," *Materials*, vol. 4, no. 1, pp. 153–168, Jan. 2011.
 [Online]. Available: http://www.mdpi.com/1996-1944/4/1/153
- [2] A. B. Kaufman, "An expandable ferroelectric random access memory," *IEEE Transactions on Computers*, vol. C-22, no. 2, pp. 154–158, Feb 1973.
- [3] J. R. Contreras, J. Schubert, H. Kohlstedt, and R. Waser, "Memory device based on a ferroelectric tunnel junction," in *Device Research Conference*, 2002. 60th DRC. Conference Digest, June 2002, pp. 97–98.
- [4] M. Zhuravlev, R. Sabirianov, S. Jaswal, and E. Tsymbal, "Giant electroresistance in ferroelectric tunnel junctions," *PHYSICAL REVIEW LETTERS*, vol. 94, no. 24, JUN 24 2005.
- [5] A. Aziz, N. Shukla, S. Datta, and S. K. Gupta, "Coast: Correlated material assisted stt mrams for optimized read operation," in 2015 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), July 2015, pp. 1–6.
- [6] S. Lee, K. Kim, K. Kim, U. Pi, Y. Jang, U. i. Chung, I. Yoo, and K. Kim, "Highly scalable stt-mram with 3-dimensional cell structure using in-plane magnetic anisotropy materials," in 2012 Symposium on VLSI Technology (VLSIT), June 2012, pp. 65–66.
- [7] I. E. Ebong and P. Mazumder, "Cmos and memristor-based neural network design for position detection," *Proceedings of the IEEE*, vol. 100, no. 6, pp. 2050–2060, June 2012.

- [8] S. Kim, H. Wong, Y. Cui, Y. Nishi, and S. U. D. of Electrical Engineering, Scalability and Reliability of Phase Change Memory. Stanford University, 2010.
 [Online]. Available: https://books.google.com/books?id=4WZq0q4wCAAC
- [9] M. Abuwasib, H. Lee, P. Sharma, C. B. Eom, A. Gruverman, and U. Singisetti, "Cmos compatible integrated ferroelectric tunnel junctions (ftj)," in 2015 73rd Annual Device Research Conference (DRC), June 2015, pp. 45–46.
- [10] Z. Wang, W. Zhao, A. Bouchenak-Khelladi, Y. Zhang, W. Lin, J. O. Klein, D. Ravelosona, and C. Chappert, "Compact modelling for co/bto/lsmo ferroelectric tunnel junction," in *Nanotechnology (IEEE-NANO)*, 2013 13th IEEE Conference on, Aug 2013, pp. 229–232.
- [11] S. Boyn, S. Girod, V. Garcia, S. Fusil, S. Xavier, C. Deranlot, H. Yamada, C. Carrétéro, E. Jacquet, M. Bibes, A. Barthelemy, and J. Grollier, "Highperformance ferroelectric memory based on fully patterned tunnel junctions," vol. 104, p. 052909, 02 2014.
- [12] S. Boyn, "Ferroelectric tunnel junctions: memristors for neuromorphic computing," Ph.D. dissertation, Paris Saclay, 2016.
- [13] J. Henkel, S. Pagani, H. Amrouch, L. Bauer, and F. Samie, "Ultra-low power and dependability for iot devices (invited paper for iot technologies)," in *Design*, *Automation Test in Europe Conference Exhibition (DATE)*, 2017, March 2017, pp. 954–959.
- [14] J. M. Cruz-Albrecht, M. W. Yung, and N. Srinivasa, "Energy-efficient neuron, synapse and stdp integrated circuits," *IEEE Transactions on Biomedical Circuits* and Systems, vol. 6, no. 3, pp. 246–256, June 2012.
- [15] R. Serrano-Gotarredona, M. Oster, P. Lichtsteiner, A. Linares-Barranco, R. Paz-Vicente, F. Gomez-Rodriguez, L. Camunas-Mesa, R. Berner, M. Rivas-Perez,

T. Delbruck, S. C. Liu, R. Douglas, P. Hafliger, G. Jimenez-Moreno, A. C. Ballcels, T. Serrano-Gotarredona, A. J. Acosta-Jimenez, and B. Linares-Barranco, "Caviar: A 45k neuron, 5m synapse, 12g connects/s aer hardware sensoryprocessing-learning-actuating system for high-speed visual object recognition and tracking," *IEEE Transactions on Neural Networks*, vol. 20, no. 9, pp. 1417–1438, Sept 2009.

- [16] S. B. Furber, F. Galluppi, S. Temple, and L. A. Plana, "The spinnaker project," *Proceedings of the IEEE*, vol. 102, no. 5, pp. 652–665, May 2014.
- [17] S. Ambrogio, S. Balatti, V. Milo, R. Carboni, Z. Wang, A. Calderoni, N. Ramaswamy, and D. Ielmini, "Novel rram-enabled 1t1r synapse capable of lowpower stdp via burst-mode communication and real-time unsupervised machine learning," in 2016 IEEE Symposium on VLSI Technology, June 2016, pp. 1–2.
- [18] D. Ielmini, S. Ambrogio, V. Milo, S. Balatti, and Z. Q. Wang, "Neuromorphic computing with hybrid memristive/cmos synapses for real-time learning," in 2016 IEEE International Symposium on Circuits and Systems (ISCAS), May 2016, pp. 1386–1389.
- [19] J. Park, M. Kwak, K. Moon, J. Woo, D. Lee, and H. Hwang, "Tiox-based rram synapse with 64-levels of conductance and symmetric conductance change by adopting a hybrid pulse scheme for neuromorphic computing," *IEEE Electron Device Letters*, vol. PP, no. 99, pp. 1–1, 2016.
- [20] J.-C. Liu, I.-T. Wang, C. W. Hsu, W. C. Luo, and T.-H. Hou, "Investigating mlc variation of filamentary and non-filamentary rram," in *Proceedings of Techni*cal Program - 2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA), April 2014, pp. 1–2.

- [21] S. Mueller, S. R. Summerfelt, J. Muller, U. Schroeder, and T. Mikolajick, "Tennanometer ferroelectric Si:HfO₂ films for next-generation fram capacitors," *IEEE Electron Device Letters*, vol. 33, no. 9, pp. 1300–1302, Sept 2012.
- [22] M. Lines and A. Glass, Principles and Applications of Ferroelectrics and Related Materials, ser. International series of monographs on physics. OUP Oxford, 1977. [Online]. Available: https://books.google.com/books?id=p6ruJH8C84kC
- [23] T. S. J. D. U. Schroeder, Boescke, Mueller, Brauhaus, and "Ferroelectricity in hafnium oxide U. Boettger, $_{\mathrm{thin}}$ films." Applied Physics Letters, vol. 99, no. 10, p. 102903, 2011. [Online]. Available: http://ezproxy.rit.edu/login?url=http://search.ebscohost.com/login.aspx? direct=true&db=afh&AN=65503915&site=ehost-live
- [24] D. A. Buck, "Ferroelectrics for digital information storage and switches," Master's thesis, Massachusetts Institute of Technology, June 1952.
- [25] L. N. Ridenour, "Computer memories," Scientific American, vol. 192, no. 6, pp. 92–100, 1955. [Online]. Available: https://www.scientificamerican.com/ magazine/sa/1955/06-01/#article-the-amateur-scientist-1955-06
- [26] H. Kohlstedt, N. Pertsev, J. Contreras, and R. Waser, "Theoretical currentvoltage characteristics of ferroelectric tunnel junctions," *PHYSICAL REVIEW B*, vol. 72, no. 12, SEP 2005.
- [27] H. Takishita, T. Onagi, and K. Takeuchi, "Storage class memory based ssd performance in consideration of error correction capabilities and write/read latencies," in 2016 IEEE Silicon Nanoelectronics Workshop (SNW), June 2016, pp. 92–93.
- [28] V. Mohan, T. Bunker, L. Grupp, S. Gurumurthi, M. R. Stan, and S. Swanson, "Modeling power consumption of nand flash memories using flashpower,"

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 32, no. 7, pp. 1031–1044, July 2013.

- [29] I. Micron Technology, "Tn-29-19: Nand flash 101," Tech. Rep., 2006. [Online]. Available: http://www.micron.com/~/media/Documents/Products/Technical% 20Note/NAND%20Flash/tn2919_nand_101.pdf
- [30] D. S. Chevitarese and M. N. D. Santos, "Real-time face tracking and recognition on ibm neuromorphic chip," in 2016 IEEE International Symposium on Multimedia (ISM), Dec 2016, pp. 667–672.
- [31] D. Liu, H. Cheng, R. Peng, and Y. Yin, "Two resistive switching behaviors in ag/sio2/pt memristors," in 2016 IEEE 16th International Conference on Nanotechnology (IEEE-NANO), Aug 2016, pp. 651–654.
- [32] K.-H. Kim, S. Gaba, D. Wheeler, J. M. Cruz-Albrecht, T. Hussain, N. Srinivasa, and W. Lu, "A functional hybrid memristor crossbar-array/cmos system for data storage and neuromorphic applications," *Nano Letters*, vol. 12, no. 1, pp. 389–395, 2012, pMID: 22141918. [Online]. Available: http://dx.doi.org/10.1021/nl203687n
- [33] H. S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran,
 M. Asheghi, and K. E. Goodson, "Phase change memory," *Proceedings of the IEEE*, vol. 98, no. 12, pp. 2201–2227, Dec 2010.
- [34] L. Fuller, S. Parikh, and C. Amareshbabu, "Rit's advanced cmos process $\lambda = 0.25 \quad \mu m, \ l_{poly} = 0.5 \quad \mu m, \ l_{eff} = 100 \quad nm," 2014.$ [Online]. Available: https://people.rit.edu/lffeee/AdvCmosProcessIntegration.pdf
- [35] P. Polakowski, S. Riedel, W. Weinreich, M. Rudolf, J. Sundqvist, K. Seidel, and J. Muller, "Ferroelectric deep trench capacitors based on al:hfo2 for 3d non-
volatile memory applications," in 2014 IEEE 6th International Memory Workshop (IMW), May 2014, pp. 1–4.

- [36] A. Chanthbouala, A. Crassous, V. Garcia, K. Bouzehouane, S. Fusil, X. Moya, J. Allibe, B. Dlubak, J. Grollier, S. Xavier, C. Deranlot, A. Moshar, R. Proksch, N. D. Mathur, M. Bibes, and A. Barthelemy, "Solid-state memories based on ferroelectric tunnel junctions," *Nature Nanotechnology*, vol. 7, no. 2, pp. 101– 104, 2012.
- [37] S. Mueller, J. Muller, U. Schroeder, and T. Mikolajick, "Reliability characteristics of ferroelectric Si:HfO₂ thin films for memory applications," *IEEE Transactions on Device and Materials Reliability*, vol. 13, no. 1, pp. 93–97, March 2013.
- [38] U. Schroeder, E. Yurchuk, S. Mueller, J. Mueller, S. Slesazeck, T. Schloesser, M. Trentzsch, and T. Mikolajick, "Non-volatile data storage in hfo2-based ferroelectric fets," in 2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, Oct 2013, pp. 60–63.
- [39] Y. Liu, T. Kamei, K. Endo, S. O'uchi, J. Tsukada, H. Yamauchi, T. Hayashida, Y. Ishikawa, T. Matsukawa, K. Sakamoto, A. Ogura, and M. Masahara, "Nanoscale wet etching of physical-vapor-deposited titanium nitride and its application to sub-30-nm-gate-length fin-type double-gate metal-oxide-semiconductor field-effect transistor fabrication," *Japanese Journal* of Applied Physics, vol. 49, no. 6S, p. 06GH18, 2010. [Online]. Available: http://stacks.iop.org/1347-4065/49/i=6S/a=06GH18
- [40] J. Starzynski, "Selective hafnium oxide etchant," Mar. 16 2006, uS
 Patent App. 10/938,191. [Online]. Available: https://www.google.com/patents/
 US20060054595

 [41] U. Schroeder, E. Yurchuk, S. Mueller, J. Mueller, S. Slesazeck, T. Schloesser, M. Trentzsch, and T. Mikolajick, "Non-volatile data storage in hfo2-based ferroelectric fets," in 2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, Oct 2013, pp. 60–63.

Appendix A: Python Program Code

A.1 Core Code

```
1 #-*- coding: utf-8-*-
    ,,,,,,,
 2
 3
   Created on Sun May 15 18:23:58 2016
 4
    Qauthor: Spencer Pringle Q Rochester Institute of Technology
 5
    ,,,,,,,,
 6
 7
 8
    from pylab import *
 9
    from PyQt4 import QtGui, QtCore
10
    from matplotlib.backends.backend_qt4agg import (
11
            FigureCanvasQTAgg as FigureCanvas,
12
            NavigationToolbar2QT as NavigationToolbar)
13
    from matplotlib.figure import Figure
14 import sys
15 import GUI_NEW
16
17
    class ExampleApp(QtGui.QMainWindow, GUI_NEW.Ui_MainWindow):
18
            def __init__(self):
19
                    super(self.__class__, self).__init__()
20
                    self.setupUi(self)
21
22
                    self.ModelingProgress.setValue(0)
23
                    self.Metal1Box.addItems(['SrRu0_3','Co','Al','Metal 1'])
24
                    self.Metal1Box.setCurrentIndex(0)
```

25	<pre>self.Metal2Box.addItems(['PZT','La_(0.67)Sr_(0.33)Mn0_3','p+ Silicon'</pre>
	, 'Metal 2'])
26	<pre>self.Metal2Box.setCurrentIndex(0)</pre>
27	<pre>self.FerroBox.addItems(['BaTi0_3','Al—Hf0_2', 'Ferro'])</pre>
28	<pre>self.FerroBox.setCurrentIndex(0)</pre>
29	
30	<pre>self.RunModeling.clicked.connect(self.Model)</pre>
31	<pre>self.Metal1Box.currentIndexChanged.connect(self.Metal1Update)</pre>
32	<pre>self.Metal2Box.currentIndexChanged.connect(self.Metal2Update)</pre>
33	<pre>self.FerroBox.currentIndexChanged.connect(self.FerroelectricUpdate)</pre>
34	
35	<pre>self.Metal1Box.setCurrentIndex(2)</pre>
36	<pre>self.Metal2Box.setCurrentIndex(2)</pre>
37	<pre>self.FerroBox.setCurrentIndex(1)</pre>
38	
39	<pre>def Model(self):</pre>
40	<pre>self.ModelingProgress.setValue(0)</pre>
41	<pre>self.FrontOutput.clear()</pre>
42	<pre>self.PotentialOutput.clear()</pre>
43	global sigma_p, sigma_s, q, epsilon_0, phi, sigma, k_1, k_2, a_0, x,
	y, meshSpace, potentialMesh, phi_2, phi_1, positiveMesh,
	negativeMesh
44	global e0, m0, kT, kb, h, m_0
45	global d, E_a, epsilon_f, P, h, h_eV
46	<pre>global delta_1, a_1, E_f_1</pre>
47	<pre>global delta_2, a_2, E_f_2</pre>

48	global G_2, G_1, x_1, x_2, phi_bar_pos, phi_bar_neg, x_1_index,
	x_2_index, m_0, A_tun, J_0, J, v_app, phi_diff
49	global Ath_pos, Jth_pos, Ath_neg, Jth_neg, phi_prime, phi_prime_pos,
	phi_prime_neg
50	global Atun_pos, J0_pos, Jtun_pos, Atun_neg, J0_neg, Jtun_neg, V, T,
	R_pos, R_neg, m_star
51	global Ran, numchild, i, w, items, WellDir, WellFermi, Bar_Length_Pos
	, Bar_Length_Neg, x_1_pos, x_2_pos, V, h_bar
52	
53	epsilon_0=8.854E—12 #free space perm [F/m]
54	т=зоо #Temperature (K)
55	#Non-adjustable Constants
56	e0=8.854E—14 #Permittivity of free space [F/cm]
57	m_0=9.11E—31 #Electron rest mass (kg)
58	h=6.626E—34 #Planck's constant (m^2*kg/sec)
59	q=1.6E—19 #Electron charge (C)
60	kb=1.38E—23 #Boltzman constant(J/K)
61	kT=(kb/q)*T #[eV]
62	a_0=5.291E-11
63	h=6.626E-34
64	h_bar=h/(2*pi)
65	h_eV=4.13E-15
66	meshSpace=2/1000
67	v_app=.1
68	
69	#Initialize Ferroelectric Material Values
70	<pre>epsilon_f=self.FerroDielectricConst.value()</pre>

71	E_a= self .FerroEA.value()
72	<pre>m_star=self.FerroEMass.value()</pre>
73	<pre>P=self.FerroPolarization.value()</pre>
74	d= self .FerroThick.value()*1E—9
75	
76	#Initialize Metal 1 Values
77	<pre>E_f_1=self.MetallFermiEnergy.value()</pre>
78	<pre>if self.Metal1ScreenLength.value()==0:</pre>
79	<pre>delta_1=(E_f_1/(4*pi*q*self.Metal1Lattice.value()*1E—10))</pre>
	**(1/2)
80	else:
81	<pre>delta_1=self.Metal1ScreenLength.value()*1E-9</pre>
82	
83	#Initialize Metal 2 Values
84	#if self.Metal2Box.currentIndex()==2:
85	<pre>E_f_2=self.Metal2FermiEnergy.value()</pre>
86	#else:
87	$\# E_f_2 = self.Metal2FermiEnergy.value()$
88	<pre>if self.Metal2ScreenLength.value()==0:</pre>
89	<pre>delta_2=(E_f_2/(4*pi*q*self.Metal2Lattice.value()*1E—10))</pre>
	**(1/2)
90	else:
91	<pre>delta_2=self.Metal2ScreenLength.value()*1E-9</pre>
92	
93	#Calculate and store charges and wave vector magnitudes
94	sigma_p=P*1E-2
95	<pre>sigma_s=sigma_p*d/(epsilon_f*(delta_1+delta_2)+d)</pre>

96	
97	V=np.linspace(-1,1,201)
98	<pre>self.Potential()</pre>
99	$x_1_p o s = x_1$
100	$x_{2}-pos=x_{2}$
101	positiveMesh=potentialMesh
102	phi_prime_pos=phi_prime
103	Ath_pos=(4*pi*m_0*(kb**2)*q)/((h**3))
104	<pre>Jth_pos = Ath_pos*1E-4*(T**2)*exp(-phi_prime_pos/kT)*(1-exp(-abs(V)/</pre>
	kT))
105	phi_diff=phi_1-phi_2
106	$Bar_Length_Pos=x_2-x_1$
107	phi_bar_pos=mean(y[x_1_index:x_2_index])
108	Atun_pos=((2*m_0*q*m_star)**(1/2))*(Bar_Length_Pos)*(2e—9)/h_bar
109	$#Atun_pos=(4*pi*(x_2-x_1)*1e-9*(2*m_0)**(1/2))/h$
110	#J0_pos=(q)/(2*pi*h*(((x_2-x_1)*1E-9)**2))
111	<pre>J0_pos=(6.08e8)/((Bar_Length_Pos)**2)</pre>
112]tun_pos=]0_pos*((phi_bar_pos)*exp(—Atun_pos*((phi_bar_pos)**(1/2)))
	-(phi_bar_pos+V)*exp(-Atun_pos*((phi_bar_pos+V)**(1/2)))
113	R_pos=np.zeros(size(V))
114	<pre>for i in range(0, size(V)):</pre>
115	<pre>if Jtun_pos[i]!=0 and Jtun_pos[i]!='nan':</pre>
116	R_pos[i]=V[i]/Jtun_pos[i]
117	else:
118	R_pos[i]='nan'
119	np.nanmean(abs (R_pos))
120	<pre>Jtun_pos=abs(Jtun_pos)</pre>

121	Itun_pos=Jtun_pos[np.where(V==.5)[0]]*(250e-7)**2
122	Itun_pos_1_250=Jtun_pos[[110][0]]*(250e-7)**2
123	Itun_pos_2_250=Jtun_pos[[120][0]]*(250e-7)**2
124	Itun_pos_1_500=Jtun_pos[[110][0]]*(500e-7)**2
125	Itun_pos_2_500=Jtun_pos[[120][0]]*(500e-7)**2
126	Rtun_pos_250=.5/Itun_pos
127	Rtun_pos_1_250=.1/Itun_pos_1_250
128	Rtun_pos_1_500=.1/Itun_pos_1_500
129	Rtun_pos_2_250=.2/Itun_pos_2_250
130	Rtun_pos_2_500=.2/Itun_pos_2_500
131	<pre>rho_pos=.5/Jtun_pos[np.where(V==.5)[0]]</pre>
132	rho_pos_1=.1/Jtun_pos[[110][0]]
133	<pre>self.FrontOutput.insertPlainText('Under Positive Polarization (toward</pre>
	Metal 1), at .5V bias:')
134	<pre>self.FrontOutput.insertPlainText('\n')</pre>
135	self .FrontOutput.insertPlainText(' $t J_th='+'%.2e'%Jth_pos[np.where(V)]$
	==.5)[0]] +' A/cm^2')
136	<pre>self.FrontOutput.insertPlainText('\n')</pre>
137	<pre>self.FrontOutput.insertPlainText('\t J_tun='+'%.2e'%Jtun_pos[np.where</pre>
	(V==.5)[0]] +' A/cm^2')
138	<pre>self.FrontOutput.insertPlainText('\n')</pre>
139	<pre>self.FrontOutput.insertPlainText('\t I_tun(250nm x 250nm)='+'%.2e'%</pre>
	Itun_pos +' A')
140	<pre>self.FrontOutput.insertPlainText('\n')</pre>
141	<pre>self.FrontOutput.insertPlainText('\n')</pre>
142	<pre>self.FrontOutput.insertPlainText('Under Positive Polarization (toward</pre>
	Metal 1), at .2V bias:')

143	<pre>self.FrontOutput.insertPlainText('\n')</pre>
144	<pre>self.FrontOutput.insertPlainText('\t J_th='+'%.2e'%Jth_pos[[120][0]]</pre>
	+' A/cm^2')
145	<pre>self.FrontOutput.insertPlainText('\n')</pre>
146	<pre>self.FrontOutput.insertPlainText('\t J_tun='+'%.2e'%Jtun_pos</pre>
	[[120][0]] +' A/cm^2')
147	<pre>self.FrontOutput.insertPlainText('\n')</pre>
148	<pre>self.FrontOutput.insertPlainText('\t I_tun(250nm x 250nm)='+'%.2e'%</pre>
	Itun_pos_2_250 +' A')
149	<pre>self.FrontOutput.insertPlainText('\n')</pre>
150	<pre>self.FrontOutput.insertPlainText('\n')</pre>
151	<pre>self.FrontOutput.insertPlainText('Under Positive Polarization (toward</pre>
	Metal 1), at .1V bias:')
152	<pre>self.FrontOutput.insertPlainText('\n')</pre>
153	<pre>self.FrontOutput.insertPlainText('\t J_th='+'%.2e'%Jth_pos[[110][0]]</pre>
	+' A/cm^2')
154	<pre>self.FrontOutput.insertPlainText('\n')</pre>
155	<pre>self.FrontOutput.insertPlainText('\t J_tun='+'%.2e'%Jtun_pos</pre>
	[[110][0]] +' A/cm^2')
156	<pre>self.FrontOutput.insertPlainText('\n')</pre>
157	<pre>self.FrontOutput.insertPlainText('\t I_tun(250nm x 250nm)='+'%.2e'%</pre>
	Itun_pos_1_250 +' A')
158	<pre>self.FrontOutput.insertPlainText('\n')</pre>
159	
160	P=P
161	sigma_p=P*1E-2
162	<pre>sigma_s=sigma_p*d/(epsilon_f*(delta_1+delta_2)+d)</pre>

163	<pre>self.Potential()</pre>
164	$x_1 = 1 = x_1$
165	$x_2 = n e g = x_2$
166	negativeMesh=potentialMesh
167	phi_prime_neg=phi_prime
168	Ath_neg=(4*pi*m_0*(kb**2)*q)/((h**3))
169	<pre>Jth_neg = Ath_neg*1E—4*(T**2)*exp(—phi_prime_neg/kT)*(1—exp(—abs(V)/</pre>
	kT))
170	
171	Bar_Length_Neg=x_2-x_1
172	<pre>phi_bar_neg=mean(y[x_1_index:x_2_index])</pre>
173	Atun_neg=((2*m_0*q*m_star)**(1/2))*(Bar_Length_Neg)*(2e—9)/h_bar
174	<pre>J0_neg=(6.08e8)/((Bar_Length_Neg)**2)</pre>
175	<pre>Jtun_neg=J0_neg*((phi_bar_neg)*exp(—Atun_neg*((phi_bar_neg)**(1/2)))</pre>
	-((phi_bar_neg)+V)*exp(-Atun_neg*(((phi_bar_neg)+V)**(1/2))))
176	R_neg=np.zeros(size(V))
177	<pre>for i in range(0, size(V)):</pre>
178	<pre>if Jtun_neg[i]!=0 and Jtun_neg[i]!='nan':</pre>
179	R_neg[i]=V[i]/Jtun_neg[i]
180	else:
181	R_neg[i]='nan'
182	<pre>Jtun_neg=abs(Jtun_neg)</pre>
183	Itun_neg=Jtun_neg[np.where(V==.5)[0]]*(250e-7)**2
184	Itun_neg_1_250=Jtun_neg[[110][0]]*(250e-7)**2
185	Itun_neg_1_500=Jtun_neg[[110][0]]*(500e-7)**2
186	Itun_neg_2_250=Jtun_neg[[120][0]]*(250e-7)**2
187	$Itun_neg_2_500=Jtun_neg[[120][0]]*(500e-7)**2$

188	Rtun_neg_250=.5/Itun_neg
189	Rtun_neg_1_250=.1/Itun_neg_1_250
190	Rtun_neg_1_500=.1/Itun_neg_1_500
191	Rtun_neg_2_250=.2/Itun_neg_2_250
192	Rtun_neg_2_500=.2/Itun_neg_2_500
193	$rho_neg=.5/Jtun_neg[np.where(V==.5)[0]]$
194	rho_neg_1=.1/Jtun_neg[[110][0]]
195	self .FrontOutput.insertPlainText(' n ')
196	<pre>self.FrontOutput.insertPlainText('Under Negative Polarization (toward</pre>
	Metal 2), at .5V bias:')
197	self .FrontOutput.insertPlainText(' n ')
198	<pre>self.FrontOutput.insertPlainText('\t J_th='+'%.2e'%Jth_neg[np.where(V</pre>
	==.5)[0]] +' A/cm^2')
199	<pre>self.FrontOutput.insertPlainText('\n')</pre>
200	<pre>self.FrontOutput.insertPlainText('\t J_tun='+'%.2e'%Jtun_neg[np.where</pre>
	(V==.5)[0]] +' A/cm ⁴ 2')
201	self .FrontOutput.insertPlainText(' n ')
202	<pre>self.FrontOutput.insertPlainText('\t I_tun(250nm x 250nm)='+'%.2e'%</pre>
	Itun_neg +' A')
203	<pre>self.FrontOutput.insertPlainText('\n')</pre>
204	<pre>self.FrontOutput.insertPlainText('\n')</pre>
205	<pre>self.FrontOutput.insertPlainText('Under Negative Polarization (toward</pre>
	Metal 2), at .2V bias:')
206	<pre>self.FrontOutput.insertPlainText('\n')</pre>
207	<pre>self.FrontOutput.insertPlainText('\t J_th='+'%.2e'%Jth_neg[[120][0]]</pre>
	+' A/cm^2')
208	<pre>self.FrontOutput.insertPlainText('\n')</pre>

209	<pre>self.FrontOutput.insertPlainText('\t J_tun='+'%.2e'%Jtun_neg</pre>
	[[120][0]] +' A/cm^2')
210	<pre>self.FrontOutput.insertPlainText('\n')</pre>
211	<pre>self.FrontOutput.insertPlainText('\t I_tun(250nm x 250nm)='+'%.2e'%</pre>
	Itun_neg_2_250 +' A')
212	<pre>self.FrontOutput.insertPlainText('\n')</pre>
213	<pre>self.FrontOutput.insertPlainText('\t I_tun(500nm x 500nm)='+'%.2e'%</pre>
	Itun_neg_2_500 +' A')
214	<pre>self.FrontOutput.insertPlainText('\n')</pre>
215	<pre>self.FrontOutput.insertPlainText('\n')</pre>
216	<pre>self.FrontOutput.insertPlainText('Under Negative Polarization (toward</pre>
	Metal 2), at .1V bias:')
217	<pre>self.FrontOutput.insertPlainText('\n')</pre>
218	<pre>self.FrontOutput.insertPlainText('\t J_th='+'%.2e'%Jth_neg[[110][0]]</pre>
	+' A/cm^2')
219	<pre>self.FrontOutput.insertPlainText('\n')</pre>
220	<pre>self.FrontOutput.insertPlainText('\t J_tun='+'%.2e'%Jtun_neg</pre>
	[[110][0]] +' A/cm^2')
221	<pre>self.FrontOutput.insertPlainText('\n')</pre>
222	<pre>self.FrontOutput.insertPlainText('\t I_tun(250nm x 250nm)='+'%.2e'%</pre>
	Itun_neg_1_250 +' A')
223	<pre>self.FrontOutput.insertPlainText('\n')</pre>
224	<pre>self.FrontOutput.insertPlainText('\t I_tun(500nm x 500nm)='+'%.2e'%</pre>
	Itun_neg_1_500 +' A')
225	<pre>self.FrontOutput.insertPlainText('\n')</pre>
226	
227	phi_diff= abs (phi_bar_pos—phi_bar_neg)

228	if Jtun_neg[np.where(V==.5)[0]]>Jtun_pos[np.where(V==.5)[0]]:
229	<pre>Jtun_Ratio=Jtun_neg[np.where(V==.5)[0]]/Jtun_pos[np.where(V</pre>
	==.5)[0]]
230	LRSR=np.nanmean(abs (R_neg))
231	HRSR=np.nanmean(abs (R_pos))
232	else:
233	<pre>Jtun_Ratio=Jtun_pos[np.where(V==.5)[0]]/Jtun_neg[np.where(V</pre>
	==.5)[0]]
234	LRSR=np.nanmean(abs (R_pos))
235	HRSR=np.nanmean(abs (R_neg))
236	<pre>self.FrontOutput.insertPlainText('\n')</pre>
237	<pre>self.FrontOutput.insertPlainText('\n')</pre>
238	<pre>self.FrontOutput.insertPlainText('Difference in Average Potential</pre>
	Barriers:\n')
239	<pre>self.FrontOutput.insertPlainText('\t'+'%.3f'%phi_bar_pos+'-'+'%.3f'%</pre>
	<pre>phi_bar_neg +'='+'%.3f'%phi_diff + ' eV\n')</pre>
240	<pre>self.FrontOutput.insertPlainText('\n')</pre>
241	<pre>self.FrontOutput.insertPlainText('Ratio of Tunnel Current at .5V Bias</pre>
	in HRS vs. LRS:\n')
242	<pre>self.FrontOutput.insertPlainText('\t'+'%.3f'%Jtun_Ratio+'\n')</pre>
243	<pre>self.FrontOutput.insertPlainText('\n')</pre>
244	<pre>self.FrontOutput.insertPlainText('LRS and HRS Resistances (250nm x</pre>
	250nm, at .5V):\n')
245	<pre>self.FrontOutput.insertPlainText('\t Pos:'+'%.3e'%Rtun_pos_250 +' Ohm</pre>
	$n \in \mathbb{R}^{-250} + 0 $ (n')
246	<pre>self.FrontOutput.insertPlainText('\n')</pre>
247	<code>self.FrontOutput.insertPlainText('LRS and HRS Resistivity @ .5V:n')</code>

248	<pre>self.FrontOutput.insertPlainText('\t Pos:'+'%.3e'%rho_pos +' Ohm cm</pre>
	$2\left(n\right) $ Neg:'+'%.3e'%rho_neg +' Ohm cm^2 n ')
249	<pre>self.FrontOutput.insertPlainText('\n')</pre>
250	<pre>self.FrontOutput.insertPlainText('\n')</pre>
251	self .FrontOutput.insertPlainText('LRS and HRS Resistivity @ .1V: n ')
252	<pre>self.FrontOutput.insertPlainText('\t Pos:'+'%.3e'%rho_pos_1 +' Ohm cm</pre>
	$2\n\t$ Neg:'+'%.3e'%rho_neg_1 +' Ohm cm^2\n')
253	<pre>self.FrontOutput.insertPlainText('\n')</pre>
254	<pre>self.FrontOutput.insertPlainText('\n')</pre>
255	<pre>self.FrontOutput.insertPlainText('LRS and HRS Resistances (250nm x</pre>
	250nm, at .2V):\n')
256	<pre>self.FrontOutput.insertPlainText('\t Pos:'+'%.3e'%Rtun_pos_2_250 +'</pre>
	$0hm/n/t$ Neg:'+'%.3e'%Rtun_neg_2_250 +' $0hm/n$ ')
257	<pre>self.FrontOutput.insertPlainText('\n')</pre>
258	<pre>self.FrontOutput.insertPlainText('LRS and HRS Resistances (500nm x</pre>
	500nm, at .2V):\n')
259	<pre>self.FrontOutput.insertPlainText('\t Pos:'+'%.3e'%Rtun_pos_2_500 +'</pre>
	$0hm/n/t$ Neg:'+'%.3e'%Rtun_neg_2_500 +' $0hm/n$ ')
260	<pre>self.FrontOutput.insertPlainText('\n')</pre>
261	<pre>self.FrontOutput.insertPlainText('\n')</pre>
262	<pre>self.FrontOutput.insertPlainText('LRS and HRS Resistances (250nm x</pre>
	250nm, at .1V): n')
263	<pre>self.FrontOutput.insertPlainText('\t Pos:'+'%.3e'%Rtun_pos_1_250 +'</pre>
	$0hm/n/t$ Neg:'+'%.3e'%Rtun_neg_1_250 +' $0hm/n'$)
264	<pre>self.FrontOutput.insertPlainText('\n')</pre>
265	<pre>self.FrontOutput.insertPlainText('LRS and HRS Resistances (500nm x</pre>
	500nm, at .1V):\n')

266	<pre>self.FrontOutput.insertPlainText('\t Pos:'+'%.3e'%Rtun_pos_1_500 +'</pre>
	$Ohm/n/t$ Neg:'+'%.3e'%Rtun_neg_1_500 +' Ohm/n')
267	<pre>self.FrontOutput.insertPlainText('\n')</pre>
268	
269	<pre>Jtunratiomax = max(np.nan_to_num(np.divide(Jtun_pos, Jtun_neg)))</pre>
270	<pre>self.FrontOutput.insertPlainText('Max Current Ratio: '+'%.3e'%</pre>
	Jtunratiomax)
271	
272	
273	<pre>self.closeall()</pre>
274	<pre>fig1 = Figure()</pre>
275	<pre>ax1f1 = fig1.add_subplot(111)</pre>
276	<pre>ax1f1.plot(positiveMesh[0,:], positiveMesh[1,:])</pre>
277	<pre>ax1f1.plot(negativeMesh[0,:], negativeMesh[1,:])</pre>
278	<pre>ExampleApp.addmpl(self,fig1)</pre>
279	<pre>fig2=Figure()</pre>
280	<pre>ax1f2 = fig2.add_subplot(111)</pre>
281	<pre>ax1f2.plot(V, Jth_pos)</pre>
282	<pre>ax1f2.plot(V, Jth_neg)</pre>
283	<pre>ExampleApp.addmpl(self,fig2)</pre>
284	<pre>fig3=Figure()</pre>
285	<pre>ax1f3 = fig3.add_subplot(111)</pre>
286	<pre>ax1f3.plot(V, Jtun_pos)</pre>
287	<pre>ax1f3.plot(V, Jtun_neg)</pre>
288	<pre>ax1f3.set_yscale('log')</pre>
289	<pre>ExampleApp.addmpl(self,fig3)</pre>
290	

291	self .PotentialOutput.insertPlainText(' V \tJtunpos\tJtunneg\n')
292	<pre>for i in range(0, size(V)):</pre>
293	<pre>self.PotentialOutput.insertPlainText('%.3f'%V[i] + '\t' + '</pre>
	%.3e'%Jtun_pos[i] + '\t' + '%.3e'%Jtun_neg[i] + '\n')
294	<pre>self.PotentialOutput.insertPlainText('\n')</pre>
295	self .PotentialOutput.insertPlainText(' X \tV1pos\tV2neg\n')
296	<pre>for p in range(0, size(x)):</pre>
297	<pre>self.PotentialOutput.insertPlainText('%.3f'%x[p] + '\t' + '</pre>
	%.3f'%positiveMesh[1,p] + '\t' + '%.3f'%negativeMesh[1,p]

+ '\n')

298	
299	<pre>def unfill(self):</pre>
300	global numchild, i, w, items
301	<pre>numchild=self.PotentialMPlay.count()</pre>
302	<pre>items = (self.PotentialMPlay.itemAt(i) for i in range(self.</pre>
	<pre>PotentialMPlay.count()))</pre>
303	<pre>for w in items:</pre>
304	try:
305	<pre>self.PotentialMPlay.removeWidget(w.widget())</pre>
306	<pre>except AttributeError:</pre>
307	pass
308	try:
309	<pre>self.PotentialMPlay.removeItem(w.item())</pre>
310	<pre>except AttributeError:</pre>
311	pass
312	

313	def closeall(self): #solution found on http://python.6.x6.nabble.com/
	Completely-removing-items-from-a-layout-td1924202.html
314	<pre>def deleteItems(layout):</pre>
315	if layout is not None:
316	<pre>while layout.count():</pre>
317	<pre>item = layout.takeAt(0)</pre>
318	<pre>widget = item.widget()</pre>
319	if widget is not None:
320	widget.deleteLater()
321	else:
322	<pre>deleteItems(item.layout())</pre>
323	<pre>deleteItems(self.PotentialMPlay)</pre>
324	
325	<pre>def Potential(self):</pre>
326	global P, x, index, y, x_prime, potentialMesh, delta_1, delta_2,
	E_{1} , E_{2} , phi_{2} , phi_{1} , x_{1} , x_{2} , x_{1} -index, x_{2} -index,
	phi_prime, WellDir, WellFermi
327	
328	<pre>x = np.linspace(-5,5+(d*1E9),(5+(d*1E9))/meshSpace)</pre>
329	<pre>y = np.zeros(size(x))</pre>
330	index = 0
331	flag = 0
332	y_flag=0
333	
334	if delta_1 <delta_2:< td=""></delta_2:<>
335	WellFermi=E_f_2
336	WellDir=1

337	else:
338	WellFermi=E_f_1
339	WellDir=1
340	
341	<pre>for x_prime in x:</pre>
342	<pre>if x_prime <=0:</pre>
343	y[index]=(sigma_s*delta_1/epsilon_0)*exp(—abs (x_prime
	*1E-9)/(delta_1))
344	<pre>elif x_prime>=(d*1E9):</pre>
345	y[index]=(—sigma_s*delta_2/epsilon_0)*exp(— abs ((
	x_prime*1E—9) —d)/(delta_1))
346	<pre>if x_prime <=0:</pre>
347	phi_1=y[index]
348	if $x_prime \ge (d*1E9)$ and flag==0:
349	phi_2=y[index]
350	flag=1
351	index=index+1
352	<pre>self.ModelingProgress.setValue(index*50/size(x))</pre>
353	index = 0
354	for x_u in x:
355	if $x_u \ge 0$ and $x_u \le (d*(1E9))$:
356	y[index]=phi_1-((x_u/(d*1E9))*(phi_1-phi_2))
357	index=index+1
358	<pre>self.ModelingProgress.setValue(50+(index*25/size(x)))</pre>
359	index = 0
360	for x_u in x:
361	if $x_u \ge 0$ and $x_u \le (d*(1E9))$:

362	y[index]=y[index]+(E_f_1—E_a)+((x_u/(d*1E9))*(E_f_2—
	E_f_1))
363	if x_u<=0:
364	phi_1=y[index]
365	if $x_u \ge (d*1E9)$ and flag==0:
366	phi_2=y[index]
367	flag=1
368	index=index+1
369	<pre>self.ModelingProgress.setValue(50+(index*25/size(x)))</pre>
370	phi_prime=max(y)
371	index=0
372	for x_u in x:
373	<pre>if y_flag==0 and y[index]>phi_prime/10:</pre>
374	$x_1 = x_u$
375	x_1_index=index
376	y_flag=1
377	<pre>if y_flag==1 and y[index]<phi_prime 10:<="" pre=""></phi_prime></pre>
378	$x_2 = x_u$
379	x_2_index=index—1
380	y_flag=2
381	index=index+1
382	<pre>self.ModelingProgress.setValue(75+(index*25/size(x)))</pre>
383	<pre>potentialMesh=vstack((x,y))</pre>
384	
385	<pre>def addmpl(self, fig):</pre>
386	<pre>for clos in range(self.PotentialMPlay.count()):</pre>
387	try:

388	<pre>self.canvas.close()</pre>
389	<pre>self.toolbar.close()</pre>
390	<pre>except AttributeError:</pre>
391	pass
392	<pre>self.canvas = FigureCanvas(fig)</pre>
393	<pre>self.PotentialMPlay.addWidget(self.canvas)</pre>
394	<pre>self.canvas.draw()</pre>
395	<pre>self.toolbar = NavigationToolbar(self.canvas,</pre>
396	<pre>self.verticalWidget_6, coordinates=True)</pre>
397	<pre>self.PotentialMPlay.addWidget(self.toolbar)</pre>
398	
399	<pre>def Metal1Update(self):</pre>
400	<pre>if self.Metal1Box.currentIndex()==0:</pre>
401	<pre>self.Metal1ScreenLength.setValue(.6)</pre>
402	<pre>self.Metal1FermiEnergy.setValue(1.5)</pre>
403	<pre>self.Metal1Lattice.setValue(0)</pre>
404	<pre>elif self.Metal1Box.currentIndex()==1:</pre>
405	<pre>self.Metal1ScreenLength.setValue(.05)</pre>
406	<pre>self.Metal1FermiEnergy.setValue(5)</pre>
407	<pre>self.Metal1Lattice.setValue(0)</pre>
408	<pre>elif self.Metal1Box.currentIndex()==2:</pre>
409	<pre>self.Metal1ScreenLength.setValue(.06)</pre>
410	<pre>self.Metal1FermiEnergy.setValue(4.08)</pre>
411	<pre>self.Metal1Lattice.setValue(0)</pre>
412	<pre>def FerroelectricUpdate(self):</pre>
413	<pre>if self.FerroBox.currentIndex()==0:</pre>
414	<pre>self.FerroDielectricConst.setValue(2000)</pre>

415	<pre>self.FerroEA.setValue(2.5)</pre>
416	<pre>self.FerroPolarization.setValue(20)</pre>
417	<pre>self.FerroThick.setValue(2)</pre>
418	<pre>self.FerroEMass.setValue(1)</pre>
419	<pre>elif self.FerroBox.currentIndex()==1:</pre>
420	<pre>self.FerroDielectricConst.setValue(40)</pre>
421	self.FerroEA.setValue(2.0) # http://e-citations.ethbib.ethz.ch/
	view/pub:28311
422	<pre>self.FerroPolarization.setValue(10)</pre>
423	self .FerroThick.setValue(2)# $http://e-citations.ethbib.ethz.ch$
	/view/pub:28311
424	<pre>self.FerroEMass.setValue(.11)</pre>
425	<pre>def Metal2Update(self):</pre>
426	<pre>if self.Metal2Box.currentIndex() == 0:</pre>
427	<pre>self.Metal2ScreenLength.setValue(.07)</pre>
428	<pre>self.Metal2FermiEnergy.setValue(3.5)</pre>
429	<pre>self.Metal2Lattice.setValue(0)</pre>
430	<pre>elif self.Metal2Box.currentIndex()==1:</pre>
431	<pre>self.Metal2ScreenLength.setValue(.1)</pre>
432	self .Metal2FermiEnergy.setValue(4.8)#From Abuwasib_15
433	<pre>self.Metal2Lattice.setValue(0)</pre>
434	<pre>elif self.Metal2Box.currentIndex()==2:</pre>
435	<pre>self.Metal2ScreenLength.setValue(.4)</pre>
436	<pre>self.Metal2FermiEnergy.setValue(4.85)</pre>
437	<pre>self.Metal2Lattice.setValue(0)</pre>
438	
439	

```
440 def main():
441
             if QtCore.QCoreApplication.instance() != None:
442
                     app = QtCore.QCoreApplication.instance()
443
             else:
444
                     app = QtGui.QApplication(sys.argv) #A new instance of QApplication
                                                     \#We set the form to be our
445
             form = ExampleApp()
                 ExampleApp (design)
                                                     \#Show the form
446
             form.show()
447
                                                     \# and execute the app
             app.exec_()
448
449
                                             \# if we're running file directly and not
450 if __name__ == '__main__':
         importing it
451
                                                 \# run the main function
             main()
```

A.2 GUI Code

1	#-*- coding: utf-8-*-
2	
3	$\# \textit{Form implementation generated from reading ui file `FTJ_GULPringle_Single_Page.ui}$
4	#
5	# Created by: PyQt4 UI code generator 4.11.4
6	#
7	#WARNING All changes made in this file will be lost!
8	
9	<pre>from PyQt4 import QtCore, QtGui</pre>
10	

11 try: 12 _fromUtf8 = QtCore.QString.fromUtf8 13except AttributeError: 14def _fromUtf8(s): 15return s 16 17 try: 18 _encoding = QtGui.QApplication.UnicodeUTF8 19def _translate(context, text, disambig): 20return QtGui.QApplication.translate(context, text, disambig, _encoding) 21except AttributeError: 22def _translate(context, text, disambig): 23return QtGui.QApplication.translate(context, text, disambig) 24 25class Ui_MainWindow(object): 26def setupUi(self, MainWindow): 27MainWindow.setObjectName(_fromUtf8("MainWindow")) 28MainWindow.resize(941, 739) 29self.centralwidget = QtGui.QWidget(MainWindow) 30 self.centralwidget.setObjectName(_fromUtf8("centralwidget")) 31self.gridLayout = QtGui.QGridLayout(self.centralwidget) 32 self.gridLayout.setObjectName(_fromUtf8("gridLayout")) 33 self.splitter_5 = QtGui.QSplitter(self.centralwidget) 34 self.splitter_5.setOrientation(QtCore.Qt.Vertical) 35self.splitter_5.setObjectName(_fromUtf8("splitter_5")) 36 self.splitter = QtGui.QSplitter(self.splitter_5)

37	<pre>self.splitter.setOrientation(QtCore.Qt.Horizontal)</pre>
38	<pre>self.splitter.setObjectName(_fromUtf8("splitter"))</pre>
39	<pre>self.layoutWidget = QtGui.QWidget(self.splitter)</pre>
40	<pre>self.layoutWidget.setObjectName(_fromUtf8("layoutWidget"))</pre>
41	<pre>self.verticalLayout_7 = QtGui.QVBoxLayout(self.layoutWidget)</pre>
42	<pre>self.verticalLayout_7.setObjectName(_fromUtf8("verticalLayout_7"))</pre>
43	<pre>self.verticalLayout_4 = QtGui.QVBoxLayout()</pre>
44	<pre>self.verticalLayout_4.setObjectName(_fromUtf8("verticalLayout_4"))</pre>
45	<pre>self.verticalLayout = QtGui.QVBoxLayout()</pre>
46	<pre>self.verticalLayout.setObjectName(_fromUtf8("verticalLayout"))</pre>
47	<pre>self.groupBox = QtGui.QGroupBox(self.layoutWidget)</pre>
48	<pre>self.groupBox.setObjectName(_fromUtf8("groupBox"))</pre>
49	<pre>self.gridLayout_3 = QtGui.QGridLayout(self.groupBox)</pre>
50	<pre>self.gridLayout_3.setObjectName(_fromUtf8("gridLayout_3"))</pre>
51	<pre>self.verticalLayout_3 = QtGui.QVBoxLayout()</pre>
52	<pre>self.verticalLayout_3.setObjectName(_fromUtf8("verticalLayout_3"))</pre>
53	<pre>self.horizontalLayout_2 = QtGui.QHBoxLayout()</pre>
54	<pre>self.horizontalLayout_2.setObjectName(_fromUtf8("horizontalLayout_2")</pre>
)
55	<pre>self.label = QtGui.QLabel(self.groupBox)</pre>
56	<pre>self.label.setObjectName(_fromUtf8("label"))</pre>
57	<pre>self.horizontalLayout_2.addWidget(self.label)</pre>
58	<pre>self.label_2 = QtGui.QLabel(self.groupBox)</pre>
59	<pre>self.label_2.setObjectName(_fromUtf8("label_2"))</pre>
60	<pre>self.horizontalLayout_2.addWidget(self.label_2)</pre>
61	<pre>self.label_3 = QtGui.QLabel(self.groupBox)</pre>
62	<pre>self.label_3.setObjectName(_fromUtf8("label_3"))</pre>

63	<pre>self.horizontalLayout_2.addWidget(self.label_3)</pre>
64	<pre>self.verticalLayout_3.addLayout(self.horizontalLayout_2)</pre>
65	<pre>self.horizontalLayout = QtGui.QHBoxLayout()</pre>
66	<pre>self.horizontalLayout.setObjectName(_fromUtf8("horizontalLayout"))</pre>
67	<pre>self.Metal1Box = QtGui.QComboBox(self.groupBox)</pre>
68	<pre>self.Metal1Box.setObjectName(_fromUtf8("Metal1Box"))</pre>
69	<pre>self.horizontalLayout.addWidget(self.Metal1Box)</pre>
70	<pre>self.FerroBox = QtGui.QComboBox(self.groupBox)</pre>
71	<pre>self.FerroBox.setObjectName(_fromUtf8("FerroBox"))</pre>
72	<pre>self.horizontalLayout.addWidget(self.FerroBox)</pre>
73	<pre>self.Metal2Box = QtGui.QComboBox(self.groupBox)</pre>
74	<pre>self.Metal2Box.setObjectName(_fromUtf8("Metal2Box"))</pre>
75	<pre>self.horizontalLayout.addWidget(self.Metal2Box)</pre>
76	<pre>self.verticalLayout_3.addLayout(self.horizontalLayout)</pre>
77	<pre>self.gridLayout_3.addLayout(self.verticalLayout_3, 0, 0, 1, 1)</pre>
78	<pre>self.verticalLayout.addWidget(self.groupBox)</pre>
79	<pre>self.verticalLayout_4.addLayout(self.verticalLayout)</pre>
80	<pre>self.verticalLayout_7.addLayout(self.verticalLayout_4)</pre>
81	<pre>self.splitter_4 = QtGui.QSplitter(self.layoutWidget)</pre>
82	<pre>self.splitter_4.setOrientation(QtCore.Qt.Vertical)</pre>
83	<pre>self.splitter_4.setObjectName(_fromUtf8("splitter_4"))</pre>
84	<pre>self.layoutWidget1 = QtGui.QWidget(self.splitter_4)</pre>
85	<pre>self.layoutWidget1.setObjectName(_fromUtf8("layoutWidget1"))</pre>
86	<pre>self.verticalLayout_12 = QtGui.QVBoxLayout(self.layoutWidget1)</pre>
87	<pre>self.verticalLayout_12.setObjectName(_fromUtf8("verticalLayout_12"))</pre>
88	<pre>self.label_14 = QtGui.QLabel(self.layoutWidget1)</pre>
89	<pre>self.label_14.setObjectName(_fromUtf8("label_14"))</pre>

90	<pre>self.verticalLayout_12.addWidget(self.label_14)</pre>
91	<pre>self.horizontalLayout_4 = QtGui.QHBoxLayout()</pre>
92	<pre>self.horizontalLayout_4.setObjectName(_fromUtf8("horizontalLayout_4")</pre>
)
93	<pre>self.Metal1Group = QtGui.QGroupBox(self.layoutWidget1)</pre>
94	<pre>self.Metal1Group.setObjectName(_fromUtf8("Metal1Group"))</pre>
95	<pre>self.horizontalLayout_3 = QtGui.QHBoxLayout(self.Metal1Group)</pre>
96	<pre>self.horizontalLayout_3.setObjectName(_fromUtf8("horizontalLayout_3")</pre>
)
97	<pre>self.verticalLayout_9 = QtGui.QVBoxLayout()</pre>
98	<pre>self.verticalLayout_9.setObjectName(_fromUtf8("verticalLayout_9"))</pre>
99	<pre>self.label_4 = QtGui.QLabel(self.Metal1Group)</pre>
100	<pre>self.label_4.setObjectName(_fromUtf8("label_4"))</pre>
101	<pre>self.verticalLayout_9.addWidget(self.label_4)</pre>
102	<pre>self.Metal1ScreenLength = QtGui.QDoubleSpinBox(self.Metal1Group)</pre>
103	<pre>self.Metal1ScreenLength.setDecimals(5)</pre>
104	<pre>self.Metal1ScreenLength.setProperty("value", 0.6)</pre>
105	<pre>self.Metal1ScreenLength.setObjectName(_fromUtf8("Metal1ScreenLength")</pre>
)
106	<pre>self.verticalLayout_9.addWidget(self.Metal1ScreenLength)</pre>
107	<pre>self.label_5 = QtGui.QLabel(self.Metal1Group)</pre>
108	<pre>self.label_5.setObjectName(_fromUtf8("label_5"))</pre>
109	<pre>self.verticalLayout_9.addWidget(self.label_5)</pre>
110	<pre>self.Metal1FermiEnergy = QtGui.QDoubleSpinBox(self.Metal1Group)</pre>
111	<pre>self.Metal1FermiEnergy.setProperty("value", 1.5)</pre>
112	<pre>self.Metal1FermiEnergy.setObjectName(_fromUtf8("Metal1FermiEnergy"))</pre>
113	<pre>self.verticalLayout_9.addWidget(self.Metal1FermiEnergy)</pre>

114	<pre>self.label_7 = QtGui.QLabel(self.Metal1Group)</pre>
115	<pre>self.label_7.setObjectName(_fromUtf8("label_7"))</pre>
116	<pre>self.verticalLayout_9.addWidget(self.label_7)</pre>
117	<pre>self.Metal1Lattice = QtGui.QDoubleSpinBox(self.Metal1Group)</pre>
118	<pre>self.Metal1Lattice.setDecimals(5)</pre>
119	<pre>self.Metal1Lattice.setObjectName(_fromUtf8("Metal1Lattice"))</pre>
120	<pre>self.verticalLayout_9.addWidget(self.Metal1Lattice)</pre>
121	<pre>self.horizontalLayout_3.addLayout(self.verticalLayout_9)</pre>
122	<pre>self.horizontalLayout_4.addWidget(self.Metal1Group)</pre>
123	<pre>self.FerroGroup = QtGui.QGroupBox(self.layoutWidget1)</pre>
124	<pre>self.FerroGroup.setObjectName(_fromUtf8("FerroGroup"))</pre>
125	<pre>self.horizontalLayout_5 = QtGui.QHBoxLayout(self.FerroGroup)</pre>
126	<pre>self.horizontalLayout_5.setObjectName(_fromUtf8("horizontalLayout_5")</pre>
)
127	<pre>self.verticalLayout_11 = QtGui.QVBoxLayout()</pre>
128	<pre>self.verticalLayout_11.setObjectName(_fromUtf8("verticalLayout_11"))</pre>
129	<pre>self.label_12 = QtGui.QLabel(self.FerroGroup)</pre>
130	<pre>self.label_12.setObjectName(_fromUtf8("label_12"))</pre>
131	<pre>self.verticalLayout_11.addWidget(self.label_12)</pre>
132	<pre>self.FerroDielectricConst = QtGui.QDoubleSpinBox(self.FerroGroup)</pre>
133	<pre>self.FerroDielectricConst.setMaximum(500000.0)</pre>
134	<pre>self.FerroDielectricConst.setProperty("value", 2000.0)</pre>
135	<pre>self.FerroDielectricConst.setObjectName(_fromUtf8("</pre>
	FerroDielectricConst"))
136	<pre>self.verticalLayout_11.addWidget(self.FerroDielectricConst)</pre>
137	<pre>self.label_6 = QtGui.QLabel(self.FerroGroup)</pre>
138	<pre>self.label_6.setObjectName(_fromUtf8("label_6"))</pre>

139	<pre>self.verticalLayout_11.addWidget(self.label_6)</pre>
140	<pre>self.FerroBandgap = QtGui.QDoubleSpinBox(self.FerroGroup)</pre>
141	<pre>self.FerroBandgap.setProperty("value", 2.3)</pre>
142	<pre>self.FerroBandgap.setObjectName(_fromUtf8("FerroBandgap"))</pre>
143	<pre>self.verticalLayout_11.addWidget(self.FerroBandgap)</pre>
144	<pre>self.label_9 = QtGui.QLabel(self.FerroGroup)</pre>
145	<pre>self.label_9.setObjectName(_fromUtf8("label_9"))</pre>
146	<pre>self.verticalLayout_11.addWidget(self.label_9)</pre>
147	<pre>self.FerroPolarization = QtGui.QDoubleSpinBox(self.FerroGroup)</pre>
148	<pre>self.FerroPolarization.setProperty("value", 20.0)</pre>
149	<pre>self.FerroPolarization.setObjectName(_fromUtf8("FerroPolarization"))</pre>
150	<pre>self.verticalLayout_11.addWidget(self.FerroPolarization)</pre>
151	<pre>self.label_13 = QtGui.QLabel(self.FerroGroup)</pre>
152	<pre>self.label_13.setObjectName(_fromUtf8("label_13"))</pre>
153	<pre>self.verticalLayout_11.addWidget(self.label_13)</pre>
154	<pre>self.FerroThick = QtGui.QDoubleSpinBox(self.FerroGroup)</pre>
155	<pre>self.FerroThick.setProperty("value", 2.0)</pre>
156	<pre>self.FerroThick.setObjectName(_fromUtf8("FerroThick"))</pre>
157	<pre>self.verticalLayout_11.addWidget(self.FerroThick)</pre>
158	<pre>self.horizontalLayout_5.addLayout(self.verticalLayout_11)</pre>
159	<pre>self.horizontalLayout_4.addWidget(self.FerroGroup)</pre>
160	<pre>self.Metal2Group = QtGui.QGroupBox(self.layoutWidget1)</pre>
161	<pre>self.Metal2Group.setObjectName(_fromUtf8("Metal2Group"))</pre>
162	<pre>self.horizontalLayout_6 = QtGui.QHBoxLayout(self.Metal2Group)</pre>
163	<pre>self.horizontalLayout_6.setObjectName(_fromUtf8("horizontalLayout_6")</pre>
)
164	<pre>self.verticalLayout_10 = QtGui.QVBoxLayout()</pre>

165	<pre>self.verticalLayout_10.setObjectName(_fromUtf8("verticalLayout_10"))</pre>
166	<pre>self.label_11 = QtGui.QLabel(self.Metal2Group)</pre>
167	<pre>self.label_11.setObjectName(_fromUtf8("label_11"))</pre>
168	<pre>self.verticalLayout_10.addWidget(self.label_11)</pre>
169	<pre>self.Metal2ScreenLength = QtGui.QDoubleSpinBox(self.Metal2Group)</pre>
170	<pre>self.Metal2ScreenLength.setDecimals(5)</pre>
171	<pre>self.Metal2ScreenLength.setProperty("value", 0.07)</pre>
172	<pre>self.Metal2ScreenLength.setObjectName(_fromUtf8("Metal2ScreenLength")</pre>
)
173	<pre>self.verticalLayout_10.addWidget(self.Metal2ScreenLength)</pre>
174	<pre>self.label_8 = QtGui.QLabel(self.Metal2Group)</pre>
175	<pre>self.label_8.setObjectName(_fromUtf8("label_8"))</pre>
176	<pre>self.verticalLayout_10.addWidget(self.label_8)</pre>
177	<pre>self.Metal2FermiEnergy = QtGui.QDoubleSpinBox(self.Metal2Group)</pre>
178	<pre>self.Metal2FermiEnergy.setProperty("value", 3.5)</pre>
179	<pre>self.Metal2FermiEnergy.setObjectName(_fromUtf8("Metal2FermiEnergy"))</pre>
180	<pre>self.verticalLayout_10.addWidget(self.Metal2FermiEnergy)</pre>
181	<pre>self.label_10 = QtGui.QLabel(self.Metal2Group)</pre>
182	<pre>self.label_10.setObjectName(_fromUtf8("label_10"))</pre>
183	<pre>self.verticalLayout_10.addWidget(self.label_10)</pre>
184	<pre>self.Metal2Lattice = QtGui.QDoubleSpinBox(self.Metal2Group)</pre>
185	<pre>self.Metal2Lattice.setDecimals(5)</pre>
186	<pre>self.Metal2Lattice.setObjectName(_fromUtf8("Metal2Lattice"))</pre>
187	<pre>self.verticalLayout_10.addWidget(self.Metal2Lattice)</pre>
188	<pre>self.horizontalLayout_6.addLayout(self.verticalLayout_10)</pre>
189	<pre>self.horizontalLayout_4.addWidget(self.Metal2Group)</pre>
190	<pre>self.verticalLayout_12.addLayout(self.horizontalLayout_4)</pre>

191	<pre>self.splitter_3 = QtGui.QSplitter(self.splitter_4)</pre>
192	<pre>self.splitter_3.setOrientation(QtCore.Qt.Horizontal)</pre>
193	<pre>self.splitter_3.setObjectName(_fromUtf8("splitter_3"))</pre>
194	<pre>self.RunModeling = QtGui.QPushButton(self.splitter_3)</pre>
195	<pre>self.RunModeling.setObjectName(_fromUtf8("RunModeling"))</pre>
196	<pre>self.FrontOutput = QtGui.QTextBrowser(self.splitter_3)</pre>
197	<pre>self.FrontOutput.setMaximumSize(QtCore.QSize(16777215, 16777215))</pre>
198	<pre>self.FrontOutput.setObjectName(_fromUtf8("FrontOutput"))</pre>
199	<pre>self.verticalLayout_7.addWidget(self.splitter_4)</pre>
200	<pre>self.layoutWidget2 = QtGui.QWidget(self.splitter)</pre>
201	<pre>self.layoutWidget2.setObjectName(_fromUtf8("layoutWidget2"))</pre>
202	<pre>self.verticalLayout_14 = QtGui.QVBoxLayout(self.layoutWidget2)</pre>
203	<pre>self.verticalLayout_14.setObjectName(_fromUtf8("verticalLayout_14"))</pre>
204	<pre>self.splitter_2 = QtGui.QSplitter(self.layoutWidget2)</pre>
205	<pre>self.splitter_2.setOrientation(QtCore.Qt.Vertical)</pre>
206	<pre>self.splitter_2.setObjectName(_fromUtf8("splitter_2"))</pre>
207	<pre>self.verticalWidget_6 = QtGui.QWidget(self.splitter_2)</pre>
208	<pre>self.verticalWidget_6.setObjectName(_fromUtf8("verticalWidget_6"))</pre>
209	<pre>self.verticalLayout_8 = QtGui.QVBoxLayout(self.verticalWidget_6)</pre>
210	<pre>self.verticalLayout_8.setObjectName(_fromUtf8("verticalLayout_8"))</pre>
211	<pre>self.PotentialMPlay = QtGui.QVBoxLayout()</pre>
212	<pre>self.PotentialMPlay.setObjectName(_fromUtf8("PotentialMPlay"))</pre>
213	<pre>self.verticalLayout_8.addLayout(self.PotentialMPlay)</pre>
214	<pre>self.PotentialOutput = QtGui.QTextBrowser(self.splitter_2)</pre>
215	<pre>self.PotentialOutput.setMaximumSize(QtCore.QSize(16777215, 16777215))</pre>
216	<pre>self.PotentialOutput.setObjectName(_fromUtf8("PotentialOutput"))</pre>
217	<pre>self.verticalLayout_14.addWidget(self.splitter_2)</pre>

218	<pre>self.widget = QtGui.QWidget(self.splitter_5)</pre>
219	<pre>self.widget.setObjectName(_fromUtf8("widget"))</pre>
220	<pre>self.verticalLayout_2 = QtGui.QVBoxLayout(self.widget)</pre>
221	<pre>self.verticalLayout_2.setObjectName(_fromUtf8("verticalLayout_2"))</pre>
222	<pre>self.ModelingProgress = QtGui.QProgressBar(self.widget)</pre>
223	<pre>self.ModelingProgress.setProperty("value", 24)</pre>
224	<pre>self.ModelingProgress.setObjectName(_fromUtf8("ModelingProgress"))</pre>
225	<pre>self.verticalLayout_2.addWidget(self.ModelingProgress)</pre>
226	<pre>self.horizontalLayout_7 = QtGui.QHBoxLayout()</pre>
227	<pre>self.horizontalLayout_7.setSizeConstraint(QtGui.QLayout.</pre>
	SetDefaultConstraint)
228	<pre>self.horizontalLayout_7.setObjectName(_fromUtf8("horizontalLayout_7")</pre>
)
229	<pre>self.label_16 = QtGui.QLabel(self.widget)</pre>
230	<pre>self.label_16.setObjectName(_fromUtf8("label_16"))</pre>
231	<pre>self.horizontalLayout_7.addWidget(self.label_16)</pre>
232	<pre>self.label_15 = QtGui.QLabel(self.widget)</pre>
233	<pre>self.label_15.setObjectName(_fromUtf8("label_15"))</pre>
234	<pre>self.horizontalLayout_7.addWidget(self.label_15)</pre>
235	<pre>self.verticalLayout_2.addLayout(self.horizontalLayout_7)</pre>
236	<pre>self.gridLayout.addWidget(self.splitter_5, 0, 0, 1, 1)</pre>
237	MainWindow.setCentralWidget(self .centralwidget)
238	<pre>self.statusbar = QtGui.QStatusBar(MainWindow)</pre>
239	<pre>self.statusbar.setObjectName(_fromUtf8("statusbar"))</pre>
240	MainWindow.setStatusBar(self .statusbar)
241	
242	<pre>self.retranslateUi(MainWindow)</pre>

243	<pre>QtCore.QMetaObject.connectSlotsByName(MainWindow)</pre>
244	
245	<pre>def retranslateUi(self, MainWindow):</pre>
246	MainWindow.setWindowTitle(_translate("MainWindow", "MainWindow", None
))
247	<pre>self.groupBox.setTitle(_translate("MainWindow", "Materials", None))</pre>
248	<pre>self.label.setText(_translate("MainWindow", "Metal 1", None))</pre>
249	<pre>self.label_2.setText(_translate("MainWindow", "Ferroelectric", None))</pre>
250	<pre>self.label_3.setText(_translate("MainWindow", "Metal 2", None))</pre>
251	<pre>self.label_14.setText(_translate("MainWindow", "If you know the metal</pre>
	screening lengths, enter them below and leave lattice constant
	as 0.\n"
252	" Otherwise, leave them as 0 and enter the lattice constant, and the program will
	calculate an approx. screening length.", None))
253	<pre>self.Metal1Group.setTitle(_translate("MainWindow", "Metal 1", None))</pre>
254	<pre>self.label_4.setText(_translate("MainWindow", "Screening Length (nm)"</pre>
	, None))
255	<pre>self.label_5.setText(_translate("MainWindow", "Fermi Energy (eV)",</pre>
	None))
256	<pre>self.label_7.setText(_translate("MainWindow", "Lattice Constant (</pre>
	Angstrom)", None))
257	<pre>self.FerroGroup.setTitle(_translate("MainWindow", "Ferroelectric",</pre>
	None))
258	<pre>self.label_12.setText(_translate("MainWindow", "Dielectric Constant (</pre>
	E_f/E_0)", None))
259	<pre>self.label_6.setText(_translate("MainWindow", "Bandgap (eV)", None))</pre>

260	<pre>self.label_9.setText(_translate("MainWindow", "Polarization (micro C/</pre>
	cm^2)", None))
261	<pre>self.label_13.setText(_translate("MainWindow", "Thickness (nm)", None</pre>
262	<pre>self.Metal2Group.setTitle(_translate("MainWindow", "Metal 2", None))</pre>
263	<pre>self.label_11.setText(_translate("MainWindow", "Screening Length (nm)</pre>
	", None))
264	<pre>self.label_8.setText(_translate("MainWindow", "Fermi Energy (eV)",</pre>
	None))
265	<pre>self.label_10.setText(_translate("MainWindow", "Lattice Constant (</pre>
	Angstrom)", None))
266	<pre>self.RunModeling.setText(_translate("MainWindow", "Model This!\n"</pre>
267	"\n"
268	"Output values\n"
269	"will appear to the\n"
270	" right>\n"
271	"\n"
272	"Energy band is plotted n "
273	"at far right.\n"
274	"\n"
275	"Further plots will be found\n"
276	" on other tabs.", None))
277	<pre>self.label_16.setText(_translate("MainWindow", "May 2016, sap1951@rit</pre>
	.edu, (585) 236—9510", None))
278	<pre>self.label_15.setText(_translate("MainWindow", "Created by Spencer</pre>
	Pringle for Rochester Institute of Technology, 1 Lomb Drive,
	Rochester, NY 14623", None))

${ m Step}$ ${ m Num}/{ m }$	Step Code	Step Description	Tool	Time
Full Step				(hrs)
1/1	OX05	pad oxide 500 Å, Tube 4, 45 min at 1000C	Bruce Furnace 4	33
2/2	CV02	1500 ÅSi3N4 LPCVD Deposition, 30 min at $810C$	LPCVD Nitride	4
3/3	PH03	level 1- Oxide - Clear Field	ASML & SSI	1
4/4	ET29	Plasma etch Nitride, 1500 Åtarget	LAM 490	0.3
5/5	ET07	ash all photoresist	Gasonics Asher	0.15
6/6	CL01	RCA clean	RCA Bench	0.85
2/2	OX04	First Oxide Tube 1, 3650 Å Bruce 1 Recipe 330, 55 mins at 1000C	Bruce Furnace 1	2.65
8/8	ET06	Etch Oxide, 3650 Åtarget, BOE 7to1 for 3.6 min $$	7to1 BOE	0.25
6/6	OX04	2nd Oxide Tube 1, 3650 Å, Bruce 1 Recipe 330, 55 mins at 1000C	Bruce Furnace 1	2.65
10/10	ET19	Nitride etch, 30s dip 5:1 BHF, 20 min Hot Phosphoric Acid $175\mathrm{C}$	Hot Phos Bench	1
11/11	PH03	level 2 Nwell - Dark Field	ASML & SSI	1
12/12	IM01	Cover bottom of wafer: Nwell top, 3E13, P31, 170 KeV	Varian Implanter	2
13/15	IM01	Cover top of wafer, Pwell bottom, 8E13, B11, 80 KeV	Varian Implanter	2
14/16	ET07	ash all photoresist	Gasonics Asher	1
15/17	OX06	Well Drive, Tube 1 Recipe 11, 480 min at 1100C	Bruce Furnace 1	8
16/24	ET06	etch 500 Åpad oxide, 50:1 H ₂ O:HF (3.6 mins)	50:1 HF Etch	0.25
17/46	PH03	level 10 - P + D/S - Pimp - Dark Field	ASML & SSI	H.

Appendix B: Partial Process - FTJ-devices only

${ m Step} { m Num}/{ m }$	Step Code	Step Description	Tool	Time
Full Step				(hrs)
18/47(2)	IM01	Cover bottom of wafer: $P+ \text{ top } 4E15, B11, 50 \text{ KeV}$	Varian Implanter	2
18/47(2)	IM01	Cover top half of wafer: N+ bottom 4E15, P31, 60 KeV	Varian Implanter	2
19/48	ET07	ash all photoresist	Gasonics Asher	0.15
20/49	CL01	RCA clean	RCA Bench	0.85
21/50	OX08	DS Anneal, Bruce 2, 3, Recipe 284, 45 min at 1000C	Bruce Furnace 2	3
22/56	CV03	TEOS, P-5000, 4000 ÅOxide	P5000 TEOS Ch A	0.5
23/57	PH03	Photoresist mask to remove TEOS for ALD HfO2, Thick Resist	ASML & SSI	1
		COATFAC and DEVFAC Recipes - FEHfO2 Level - Dark Field		
24/58	ET06	TEOS Etch for HfO2 area FACCUT, follow with 50:1 HF dip	Drytek Quad	0.5
25/59	ET07	Solvent Strip or Ash	Solvent Strip Bench	0.5
26/60	CV33	ALD HfO2 Deposition w/ TiN	ALD	4
27/61	RT02	RTP 1 min,800C	RTP	1
28/62	PH03	(optional) Half wafer protect	Karl Suss Contact	0.5
			Aligner Stepper	
29/63	ET06	TiN wet etch with RCA 1 NH4OH:H2O2:H2O = $1:2:5$ (APM)	Hot Plate with	1
		solution at 60 C. $(1nm/s, [39])$	Pyrex Dish	

${ m Step}$ ${ m Num}/{ m }$	Step Code	Step Description	Tool	Time
Full Step				(hrs)
30/64	ET07	(optional) Solvent Strip or Ash	Solvent Strip Bench	0.5
31/65	PH03	Photoresist mask to remove HfO2 if not selective growth (Negative	ASML & SSI	1
		Resist) - FEHfO2 Level - Dark Field		
32/66	ET06	HfO2 etch, 50:1 H2O:HF appx. 97s for 3nm HfO2, assuming 1:10	50:1 HF Etch	0.25
		HfO2:SiO2 selectivity. [40]		
33/67	ET07	Solvent Strip or Ash	Gasonics Asher	0.15
34/68	PH03	level 11 - CC, Thick Resist COATFAC and DEVFAC Recipes -	ASML & SSI	1
		Cont level - dark field		
35/69	ET06	$\mathrm{CC\ etch,\ FACCUT,\ 200\ W,\ 100\ mT,\ 50\ sccm\ CHF3,\ 10\ sccm\ CF4,}$	Drytek Quad	0.5
		100 sccm Ar		
36/70	ET07	ash all photoresist	Gasonics Asher	0.15
37/71	CL01	RCA clean	RCA Bench	0.85
38/72	ME01	Aluminum Sputter 7500 Å	CVC601	1
39/73	PH03	level 12 - Metal1, Thick resist, COATMTL and DEVMTL recipes,	ASML & SSI	1
		clear field		
40/74	ET15	plasma 125W, Al Etch, BCl, Cl2, Chloroform, Target 7500 Å	LAM4600	1.5
41/75	ET07	ash all photoresist	Gasonics Asher	0.15

APPENDIX B. PARTIAL PROCESS - FTJ-DEVICES ONLY
Appendix C: Athena code

1	#Full process for CMOS portion of Thesis	50	etch cont x=49.10 y=-2.00
2		51	etch cont x=49.10 y=3.00
3	go athena	52	etch cont x=39.10 y=3.00
4	Po donona	53	etch done x=39.10 y=-2.00
5	line x loc=0.0 spac=0.02	54	etch nitride start x=87.60 y=-2.00
6	line x loc=96.6 spac=0.02	55	etch cont x=91.60 y=-2.00
7	#	56	etch cont x=91.60 y=3.00
8	" line v loc=0 00 spac=0 02	57	etch cont x=87.60 y=3.00
0	line y loc=2 spac=0.02	58	etch done x=87.60 y=-2.00
10	line y loc=3 spac=0 1	59	etch nitride left p1.x=2
11	line y loc=5 spac=0 1	60	
19	Tine y foc o spac o.f	61	#ET07
12	method grid exides 01 gridinit exe 01	62	etch photoresist all
14	method gild.oxideoi gildinit.oxoi	63	
15	# INITIATIZE MATERIAL	64	#CL01
16	# INTITALIZE MATERIAL	65	
10	*	66	
		67	#0X04
17		68	diffus time=27 temp=25 t.final=800 nitro
18	*	69	diffus time=20 temp=800 t.final=1000 f.n2=5
10	"	70	diffus time=5 temp=1000 f.o2=2
19	space mult=3 0	71	diffus time=50 temp=1000 f.h2=3.6 f.o2=2
20	space.muit-5.0	72	diffus time=5 temp=1000 f.n2=15
20	#0X05	73	diffus time=40 temp=1000 t.final=800 f.n2=10
21 22	diffus time=27 town=25 t final=800 nitro	74	diffus time=15 temp=800 t.final=25 f.n2=5
22	diffus time=20 temp=800 t final=1000 f $c^{2=5}$	75	
24	diffus time=50 temp=1000 f $o^2=10$	76	#ET06
25	diffus time=5 temp=1000 f.n2=15	77	rate.etch machine=BOE(7to1) oxide u.m wet.etch
26	diffus time=40 temp=1000 t.final=800 f.n2=10		isotropic=0.1
27	diffus time=15 temp=800 t.final=25 f.n2=5	78	etch machine=BOE(7to1) time=3.6 minutes
28		79	
29	#CV02	80	#UX04
30	deposit nitride thick=0.15	81	diffus time=27 temp=25 t.final=800 hitro
31		82	diffus time=20 temp=800 t.final=1000 f.n2=5
32	#PH03	83	allius time=5 temp=1000 1.02=2
33	deposit photoresist thick=1.00	84	diffus time=50 temp=1000 f.h2=3.6 f.o2=2
34	etch photoresist start x=39.10 y=-2.00	80	diffus time=5 temp=1000 f.n2=15
35	etch cont x=49.10 y=-2.00	07	
36	etch cont x=49.10 y=3.00	01	dillus time-15 temp-600 t.linai-25 l.nz-5
37	etch cont x=39.10 y=3.00	80	#ET10
38	etch done x=39.10 y=-2.00	0.0	#E113
39	etch photoresist start x=87.60 y=-2.00	91	
40	etch cont x=91.60 y=-2.00	92	#PH03
41	etch cont x=91.60 y=3.00	93	denosit photoresist thick=1 00
42	etch cont x=87.60 y=3.00	94	etch photoresist start $x=0.00$ $y=-2.00$
43	etch done x=87.60 y=-2.00	95	etch cont $x=44$ 10 $y=-2$ 00
44	etch photoresist left p1.x=2	96	etch cont $x = 44.10 \ y = 3.00$
45	etch photoresist right p1.x=93.6	97	etch cont x=0.00 y=3.00
46		98	etch done x=0.00 y=-2.00
47	#ET29	99	etch photoresist start x=90.60 y=-2.00
48	etch nitride right p1.x=93.6	100	etch cont x=94.6 y=-2.00
49	etch nitride start x=39.10 y=-2.00	101	etch cont x=94.6 y=3.00
			1

```
102
     etch cont x=90.6 y=3.00
                                                           155
                                                                 etch done x=2.00 y=-2.00
103
     etch done x=0.00 y=-2.00
                                                           156
                                                                 # T M O 1
104
                                                           157
                                                                 implant boron dose=3.02e12 energy=30 tilt=0
105
     #IMO1
                                                           158
                                                                      rotation=0 crystal
106
     implant phosphor dose=3.0e13 energy=170 tilt=0
                                                           159
107
          rotation=0 crystal
                                                                 #ET07
                                                           160
108
                                                           161
                                                                 etch photoresist all
109
     #ET07
                                                           162
                                                                 struct outfile = CMOSWellandVt.str
     etch photoresist all
                                                           163
110
111
                                                           164
                                                                 #tonvplot CMOSWellandVt.str
     #PH03
112
                                                           165
                                                                 #ET06
113
     deposit photoresist thick=1.00
                                                           166
114
     etch photoresist start x=44.1 y=-2.00
                                                           167
                                                                 rate.etch machine=H20_HF(50to1) oxide n.m wet.etch
     etch cont x=88.6 y=-2.00
                                                                        isotropic=18.7
115
     etch cont x=88.6 y=3.00
                                                                 etch machine=H20 HF(50to1) time=3.6 minutes
116
                                                           168
117
     etch cont x=44.1 y=3.00
                                                           169
118
     etch done x = 44.1 y = -2.00
                                                                 #CL01
                                                           170
119
                                                           171
120
     # T M O 1
                                                           172
                                                                 #ET06
121
     implant boron dose=8.0e13 energy=80 tilt=0
                                                           173
         rotation=0 crystal
                                                           174
122
                                                           175
123
     #ET07
                                                           176
                                                                 #0X06
124
     etch photoresist all
                                                           177
                                                                 deposit oxide thick=0.01
125
                                                           178
126
     #0106
                                                           179
                                                                 #CV01
     diffus time=27 temp=25 t.final=800 nitro
                                                                 deposit polysilicon thick=0.40
127
                                                           180
     diffus time=30 temp=800 t.final=1100 f.n2=10
128
                                                           181
129
     diffus time=360 temp=1100 f.n2=10
                                                           182
                                                                 #PH03
130
     diffus time=5 temp=1100 f.n2=10
                                                           183
                                                                 deposit photoresist thick=1.00
     diffus time=60 temp=1100 t.final=800 f.n2=10
                                                                 etch photoresist left p1.x=30.6
131
                                                           184
     diffus time=12 temp=800 t.final=25 f.n2=5
                                                                 etch photoresist start x=32.60 y=-2.00
132
                                                           185
133
                                                                 etch cont x=55.60 y=-2.00
                                                           186
     #PH03
                                                                 etch cont x=55.60 y=3.00
134
                                                           187
     deposit photoresist thick=1.00
                                                                 etch cont x=32.60 y=3.00
135
                                                           188
136
     etch photoresist start x=44.1 v=-2.00
                                                           189
                                                                 etch done x=32.60 v=-2.00
137
     etch cont x=88.6 y=-2.00
                                                           190
                                                                 etch photoresist right p1.x=57.60
138
     etch cont x=88.6 y=3.00
                                                           191
     etch cont x=44.1 y=3.00
139
                                                           192
                                                                 #ET08
140
     etch done x = 44.1 y = -2.00
                                                           193
                                                                 etch polysilicon left p1.x=30.6
     etch photoresist left p1.x=2
                                                                 etch polysilicon start x=32.60 y=-2.00
141
                                                           194
142
                                                           195
                                                                 etch cont x=55.60 y=-2.00
     #IMO1
                                                                 etch cont x=55.60 y=3.00
143
                                                           196
                                                                 etch cont x=32.60 y=3.00
     implant phosphor dose=7.95e12 energy=60 tilt=0
                                                           197
144
          rotation=0 crystal
                                                           198
                                                                 etch done x=32.60 y=-2.00
145
                                                           199
                                                                 etch polysilicon right p1.x=57.60
     #ET07
                                                           200
146
147
     etch photoresist all
                                                           201
                                                                 #ET07
148
                                                           202
                                                                 etch photoresist all
149
     # PH03
                                                           203
150
     deposit photoresist thick=1.00
                                                           204
                                                                 #CL01
     etch photoresist start x=2.00 y=-2.00
                                                           205
151
152
     etch cont x = 44.10 y = -2.00
                                                           206
153 etch cont x=44.10 y=3.00
                                                           207
                                                                 #0X05
154 etch cont x=2.00 y=3.00
                                                           208 diffus time=27 temp=25 t.final=800 nitro
```

		1	
209	deposit oxide thick=0.05	263	etch cont x=80.60 y=3.00
210	diffus time=20 temp=800 t.final=1000 f.n2=5	264	etch cont x=44.30 y=3.00
211	diffus time=50 temp=1000 f.n2=10	265	etch done x=44.30 y=-6.00
212	diffus time=5 temp=1000 f.n2=15	266	etch photoresist left p1.x=10
213	diffus time=40 temp=1000 t.final=800 f.n2=10	267	
214	diffus time=15 temp=800 t.final=25 f.n2=5	268	#IM01
215		269	<pre>implant phosphor dose=2.7e13 energy=60 tilt=0</pre>
216	#PH03		rotation=0 crystal
217	deposit photoresist thick=4.00	270	
218	etch photoresist start x=10.00 y=-6.00	271	#ET07
219	etch cont x=44.30 y=-6.00	272	etch photoresist all
220	etch cont x=44.30 y=3.00	273	
221	etch cont x=10.00 y=3.00	274	#PH03
222	etch done x=10.00 y=-6.00	275	deposit photoresist thick=4.00
223	etch photoresist start x=80.60 y=-6.00	276	etch photoresist start x=10.00 y=-6.00
224	etch cont x=88.6 y=-6.00	277	etch cont x=44.30 y=-6.00
225	etch cont x=88.6 y=3.00	278	etch cont x=44.30 y=3.00
226	etch cont x=80.6 y=3.00	279	etch cont x=10.00 y=3.00
227	etch done x=80.6 y=-6.00	280	etch done x=10.00 y=-6.00
228		281	etch photoresist start x=80.60 y=-6.00
229	#IM01	282	etch cont x=88.6 y=-6.00
230	<pre>implant boron dose=4e14 energy=50 tilt=0 rotation</pre>	283	etch cont x=88.6 y=3.00
	=0 crystal	284	etch cont x=80.6 y=3.00
231		285	etch done x=80.6 y=-6.00
232	#ET07	286	etch photoresist start $x=90.60 y=-2.00$
233	etch photoresist all	287	etch cont x=94.6 y=-2.00
234		288	etch cont x=94.6 y=3.00
235	#PH03	289	etch cont x=90.6 y=3.00
236	deposit photoresist thick=4.00	290	etch done x=0.00 y=-2.00
237	etch photoresist start x=44.30 y=-6.00	291	
238	etch cont x=80.60 y=-6.00	292	#IM01
239	etch cont x=80.60 y=3.00	293	<pre>implant boron dose=2.7e13 energy=50 tilt=0</pre>
240	etch cont x=44.30 y=3.00		rotation=0 crystal
241	etch done x=44.30 y=-6.00	294	
242	etch photoresist left p1.x=10	295	#ET07
243		296	etch photoresist all
244	#IM01	297	
245	<pre>implant phosphor dose=4e14 energy=60 tilt=0</pre>	298	#CL01
	rotation=0 crystal	299	<pre>struct outfile = CMOSPostNitride.str</pre>
246		300	
247	#ET07	301	#0X08
248	etch photoresist all	302	diffus time=27 temp=25 t.final=800 nitro
249		303	diffus time=20 temp=800 t.final=1000 f.n2=5
250	#CL01	304	diffus time=20 temp=1000 f.n2=10
251	<pre>struct outfile = CMOSPreNitride.str</pre>	305	diffus time=5 temp=1000 f.n2=15
252		306	diffus time=40 temp=1000 t.final=800 f.n2=10
253	#CV02	307	diffus time=15 temp=800 t.final=25 f.n2=5
254	deposit nitride thick=0.35	308	
255		309	#ET06
256	#ET39	310	<pre>rate.etch machine=H20_HF(50to1) oxide n.m wet.etch</pre>
257	etch nitride dry thick=0.40		isotropic=18.7
258		311	etch machine=H20_HF(50to1) time=3 minutes
259	#PH03	312	
260	deposit photoresist thick=4.00	313	#was 3.6 minutes
261	etch photoresist start $x=44.30 y=-6.00$	314	
262	etch cont x=80.60 y=-6.00	315	<pre>struct outfile = CMOSSD2.str</pre>

		.	
316	#tonyplot CMOSSD.str	365	etch done x=83.60 y=-6.00
317		366	etch photoresist start x=90.60 y=-6.00
318	#ME03	367	etch cont x=94.60 y=-6.00
319		368	etch cont x=94.60 y=3.00
320		369	etch cont x=90.60 y=3.00
321	#RT01	370	etch done x=90.60 y=-6.00
322		371	
323		372	
324	#ET11	373	#ET06
325		374	etch oxide dry thick=0.5
326		375	
327	#RT02	376	#ET07
328		377	etch photoresist all
329		378	
330	#CV03	379	#CL01
331	deposit oxide thick=0.50 divisions=20	380	
332	#added the divisions=20	381	
333		382	#ME01
334	#PH03	383	deposit aluminum thick=0.75
335	deposit photoresist thick=1.00	384	
336	etch photoresist start x=4.00 y=-6.00	385	#PH03
337	etch cont x=6.00 y=-6.00	386	deposit photoresist thick=1.30
338	etch cont x=6.00 y=3.00	387	etch photoresist left p1.x=2.00
339	etch cont x=4.00 y=3.00	388	etch photoresist start x=14.00 y=-6.00
340	etch done x=4.00 y=-6.00	389	etch cont x=34.60 y=-6.00
341	etch photoresist start x=11.00 y=-6.00	390	etch cont x=34.60 y=3.00
342	etch cont x=13.00 y=-6.00	391	etch cont x=14.00 y=3.00
343	etch cont x=13.00 y=3.00	392	etch done x=14.00 y=-6.00
344	etch cont x=11.00 y=3.00	393	etch photoresist start x=53.60 y=-6.00
345	etch done x=11.00 y=-6.00	394	etch cont x=73.80 y=-6.00
346	etch photoresist start x=35.60 y=-6.00	395	etch cont x=73.80 y=3.00
347	etch cont x=37.60 y=-6.00	396	etch cont x=53.60 y=3.00
348	etch cont x=37.60 y=3.00	397	etch done x=53.60 y=-6.00
349	etch cont x=35.60 v=3.00	398	etch photoresist start x=87.60 v=-6.00
350	etch done x=35.60 v=-6.00	399	etch cont x=92.10 v=-6.00
351	etch photoresist start $x=50.10 y=-6.00$	400	etch cont $x=92.10 y=3.00$
352	etch cont $x=52$ 10 $y=-6$ 00	401	etch cont $x=87$ 60 $y=3$ 00
353	etch cont $x=52$ 10 $y=3$ 00	402	etch done $x=87$ 60 $y=-6$ 00
354	etch cont $x = 50, 10, y = 3, 00$	403	
355	a = 6 0 a	404	# F T 1 5
256	etch done $x = 50.10$ y = 0.00	404	stab aluminum day thick=1.00
257	etch photoresist start $x - 74.80$ y $- 6.00$	405	etch aluminum dry thick-1.00
357	etch cont x=76.80 y=-6.00	406	
358	etch cont x=76.80 y=3.00	407	#E107
359	etcn cont $x = (4.80 \text{ y} = 3.00 \text{ cos})$	408	etch photoresist all
360	etcn aone x=/4.80 y=-6.00	409	
361	etch photoresist start x=83.60 y=-6.00	410	struct outfile = CMUSComplete2.str
362	etch cont x=85.60 y=-6.00	411	tonyplot CMOSComplete2.str
363	etch cont x=85.60 y=3.00	412	
364	etch cont x=83.60 y=3.00	413	quit

Appendix D: sap1951_FTJ_THESIS_45

D.1 Linear Resistance FTJ Model

Library Name:	sap1951_FTJ_THESIS_45		
Cell Name:	SAP_FTJ_DIGITAL_LOW		
(45nm	CMOS) $0.135\mu m \times 0.075\mu m = W \times H$		
(Scaled	2um CMOS) 6 μ m × 3.3 μ m= W × H		
Symbol with Port Nan	nes:		
p< [@partName] n n n n			
Layout:			

D.1.1 Verilog Model

1	<pre>// VerilogA for sap1951_FTJ_THESIS_45,</pre>
	SAP_FTJ_DIGITAL_LOW, veriloga
2	
3	'include "constants.vams"
4	'include "disciplines.vams"
5	'timescale 10ps/1fs
6	
7	<pre>module SAP_FTJ_DIGITAL_LOW(p, n);</pre>
8	
9	<pre>inout p;</pre>
10	electrical p;
11	inout n;
12	electrical n;
13	
14	<pre>parameter R_pos = 1e6; // On</pre>
	resistance 9e6
15	<pre>parameter R_neg = 1e7; // Off resistance</pre>
	1.4e8
16	parameter dr = $34.35e6$; // $abs(R_pos -$
	R_neg) 1.31e8
17	parameter dt = 40 ; $//20$
18	parameter $x0 = 0.5;$
19	<pre>parameter v_pos = 0.3; //</pre>
20	<pre>parameter v_neg = -0.3; //</pre>
21	

22	real Rm;
23	real Vm;
24	real Im;
25	<pre>integer voltages; // voltages</pre>
	file pointer
26	integer currents; // currents
	file pointer
27	
28	analog begin
29	<pre>@(initial_step) begin</pre>
30	<pre>voltages = \$fopen("voltages.out");</pre>
31	<pre>currents = \$fopen("currents.out");</pre>
32	$Rm = (1-x0) * R_neg + x0 * R_pos;$
33	end
34	
35	// Get the terminal voltage
36	Vm = V(p, n);
37	
38	// Change the memristance
39	<pre>if ((Rm > R_pos)&&(Vm>=v_pos))</pre>
40	begin
41	Rm=Rm-(dr/dt);
42	end
43	<pre>if ((Rm < R_neg)&&(Vm<=v_neg))</pre>
44	begin
45	Rm=Rm+(dr/dt);
46	end

47	
48	Im = Vm / Rm;
49	I(p,n) <+ Im;
50	
51	<pre>\$fstrobe(voltages,"%g",Vm);</pre>
52	<pre>\$fstrobe(currents,"%g",Im);</pre>
53	
54	@(final_step)
55	begin
56	<pre>\$fclose(voltages);</pre>
57	<pre>\$fclose(currents);</pre>
58	end
59	end
60	
61	endmodule

D.2 Polarization-Timing FTJ Model

Library Name:	$sap1951_FTJ_THESIS_45$			
Cell Name:	SAP_FTJ_DIGITAL_LOW_TIMING			
(45nm)	$CMOS)0.135\mu m \times 0.075\mu m = W \times H$			
(Scaled	2um CMOS)6 μ m × 3.3 μ m = $W \times H$			
Symbol with Port Nam	ies:			
	@partName] n [@instanceName] 			
Layout:	Layout:			

D.2.1 Verilog Model

1	// VerilogA for sap1951_FTJ_THESIS,
	SAP_FTJ_DIGITAL_LOW_TIMING, veriloga
2	
3	'include "constants.vams"
4	'include "disciplines.vams"
5	'timescale 1ns/1ps
6	
7	<pre>module SAP_FTJ_DIGITAL_LOW_TIMING(p, n);</pre>
8	
9	inout p;
10	electrical p;
11	inout n;
12	electrical n;
13	
14	parameter Vc=0.4; //0.3
15	<pre>parameter Vc0=0.9;</pre>
16	parameter kb=1.38e-23;
17	<pre>parameter pi=3.14159;</pre>
18	parameter m0=9.11e-31;
19	<pre>parameter mstar=0.11;</pre>
20	parameter q=1.6e-19;
21	parameter h=6.626e-34;
22	<pre>real hbar=h/(2*pi);</pre>
23	<pre>parameter heV=4.13e-15;</pre>
24	parameter T=300;

25	real $kT = (kb/g) * T;$
26	
27	real Rm;
28	real Vm;
29	real Vd;
30	real Im;
31	real sigmap;
32	real sigmas;
33	real Pot1;
34	real Pot2;
35	real Pot;
36	
37	parameter AA=445.402;
38	parameter AB=118.125;
39	parameter AC=7.782;
40	parameter BA=-416.102;
41	parameter BB=-112.071;
42	parameter $BC = -7.525$;
43	parameter ALA=22;
44	<pre>parameter ALB=5.8;</pre>
45	<pre>parameter ALC=0.26;</pre>
46	real $d=10 * Vc * 1e - 9;$
47	<pre>parameter delta1=0.06*1e-9;</pre>
48	parameter delta2=3.0*1e-9; //0.4*1e-9
49	<pre>parameter epsilonf=40;</pre>
50	<pre>parameter epsilon0=8.854e-12;</pre>
51	parameter Ea=2;

1	
52	<pre>parameter Ef1=4.08;</pre>
53	<pre>parameter Ef2=5.12;</pre>
54	<pre>real Atun=sqrt((2*m0*q*mstar))*(d)*(2)/</pre>
	hbar;
55	real J0=(6.08e8)/((d*1e9)**2);
56	parameter Dim=500; //dimension of FTJ (in
	nm) assuming area of Dim^2
57	
58	
59	real A;
60	real Av1;
61	real Av2;
62	real B;
63	real Bv1;
64	real Bv2;
65	real C;
66	real Cv1;
67	real Cv2;
68	real D;
69	real Dv1;
70	real Dv2;
71	real E;
72	
73	real Pr1;
74	real Pr2;
75	real Pr3;
76	real Pr4;

77	real	Pr5;
78	real	Pr6;
79	real	Pr7;
80		
81	real	Pr21;
82	real	Pr22;
83	real	Pr23;
84	real	Pr24;
85	real	Pr25;
86	real	Pr26;
87	real	Pr27;
88		
89	real	time0;
90	real	time1;
91	real	currenttime;
92		
93		
94	real	tPr[0:13];
95	real	Pr[0:13];
96	real	tSat[0:13] = '{1e-2, 5e-4, 5e-3, 1e
	-4	, 5e-6, 5e-6, 5e-6, 5e-6, 2e-6, 2e-6,
	20	e-6, 1e-6, 1e-6, 1e-6};
97		
98	real	Prtotal;
99	real	Jtun;
100		
101	integ	er voltages;

102	integer currents;
103	integer i;
104	
105	analog begin
106	@(initial_step) begin
107	<pre>voltages = \$fopen("voltages.out");</pre>
108	<pre>currents = \$fopen("currents.out");</pre>
109	Rm = 1.3e7;
110	time0 = 1e-13;
111	//\$display("The coercive voltage is
	currently %e at %e seconds", Vc,
	<pre>\$abstime);</pre>
112	//\$display("JO is %e and Atun is %e", JO,
	Atun);
113	//\$display("4 is %e and 4**2 is %e", 4,
	4**2);
114	end
115	//Get terminal voltage
116	Vm=V(p,n);
117	
118	//Move along time values of applicable
	polarization domains
119	
120	Vd=0.4;
121	
122	time1 = \$abstime;

123	//\$display("time1 became %e at %e", time1,
	<pre>\$abstime);</pre>
124	
125	for (i=0;i<14;i=i+1)
126	begin
127	if (abs(Vm)>(Vd*Vc/VcO))
128	begin
129	
130	if ((Vm<0) && (tPr[i]>(0-tSat[i])))
131	begin
132	tPr[i] = tPr[i]-(time1-time0);
133	end
134	else if ((Vm>0) && (tPr[i] <tsat[i]))< th=""></tsat[i]))<>
135	tPr[i] = tPr[i]+(time1-time0);
136	//if (Vd>1.7)
137	// \$display("Current time is %e while
	the saturation time is %e for voltage
	of $%e"$, $tPr[i]$, $tSat[i]$, Vd);
138	//\$display("The polarization time for
	domain between %e and %e is %e at time
	%e",Vd-0.2,Vd,tPr[i],\$abstime);
139	//Calculate A value for Pr .4
140	Av1 = AA * Vd + BA;
141	Av2 = ALA * Vd;
142	if (Av1>Av2)
143	A = Av1;
144	else

145	A = A w 2:
146	$\frac{1}{\sqrt{\frac{2}{3}}} = \frac{\sqrt{2}}{\sqrt{2}} = \frac{\sqrt{2}}{\sqrt$
147	//Calculate B walve for Pr /
140	Produce and produce for in .4
140	BVI = AB * V d + BB;
149	Bv2 = ALB * Vd;
150	if (Bv1>Bv2)
151	B = Bv1;
152	else
153	B=Bv2;
154	//\$display("B = %e",B);
155	//Calculate C value for Pr .4
156	Cv1 = AC * Vd + BC;
157	Cv2 = ALC * Vd;
158	if (Cv1>Cv2)
159	C = Cv1;
160	else
161	C = Cv2;
162	//\$display("C = %e",C);
163	//Calculate D value for Pr .4
164	Dv1 = 9.904 * Vd + 17.865;
165	Dv2 = 19.375*(Vd**2)-6.3*Vd+1.4;
166	if (Dv1>Dv2)
167	D = Dv2;
168	else
169	D = Dv 1;
170	//\$display("D = %e",D);
171	//Calculate E value for Pr .4

172	E = 9.105 * Vd - 5.152 - 3.387 * (Vd * * 2);
173	if (E<0.217)
174	E=0.217;
175	//\$display("E = %e",E);
176	<pre>Pr4 = A+B*log((Vc0/Vc)*abs(tPr[i]))+C*(log</pre>
	((Vc0/Vc)*abs(tPr[i]))**2);
177	<pre>Pr3 = D+E*ln((Vc0/Vc)*abs(tPr[i]));</pre>
178	Pr2 = 6.339*Vd+27.357;
179	Pr1 = 13.071*(Vd**2.929);
180	
181	if (Pr4<0)
182	Pr4 = 0;
183	if (Pr3 <pr4)< td=""></pr4)<>
184	Pr5 = Pr3;
185	else
186	Pr5 = Pr4;
187	
188	if (Pr5<0)
189	Pr5 = 0;
190	
191	if (Pr1 <pr2)< td=""></pr2)<>
192	Pr6 = Pr1;
193	else
194	Pr6 = Pr2;
195	
196	if (Pr5 <pr6)< td=""></pr6)<>
197	Pr7 = Pr5;

198	else
199	Pr7 = Pr6;
200	
201	//Calculate A value for Pr .2
202	Av1 = AA*(Vd-0.2)+BA;
203	Av2 = ALA * (Vd - 0.2);
204	if (Av1>Av2)
205	A = Av1;
206	else
207	A = Av2;
208	//Calculate B value for Pr .2
209	Bv1 = AB*(Vd-0.2)+BB;
210	Bv2 = ALB * (Vd - 0.2);
211	if (Bv1>Bv2)
212	B=Bv1;
213	else
214	B=Bv2;
215	//Calculate C value for Pr .2
216	Cv1 = AC*(Vd-0.2)+BC;
217	Cv2 = ALC * (Vd - 0.2);
218	if (Cv1>Cv2)
219	C = Cv1;
220	else
221	C = Cv2;
222	//Calculate D value for Pr .2
223	Dv1 = 9.904*(Vd-0.2)+17.865;

224	Dv2 = 19.375*((Vd-0.2)**2)-6.3*(Vd-0.2)
	+1.4;
225	if (Dv1>Dv2)
226	D = Dv2;
227	else
228	D = Dv1;
229	//Calculate E value for Pr .2
230	E = 9.105*(Vd-0.2)-5.152-3.387*((Vd-0.2)
	**2);
231	if (E<0.217)
232	E=0.217;
233	
234	<pre>Pr24 = A+B*log((VcO/Vc)*abs(tPr[i]))+C*(</pre>
	log((Vc0/Vc)*abs(tPr[i]))**2);
235	<pre>Pr23 = D+E*ln((Vc0/Vc)*abs(tPr[i]));</pre>
236	Pr22 = 6.339 * (Vd - 0.2) + 27.357;
237	Pr21 = 13.071*((Vd-0.2)**2.929);
238	
239	if (Pr24<0)
240	Pr24 = 0;
241	if (Pr23 <pr24)< td=""></pr24)<>
242	Pr25 = Pr23;
243	else
244	Pr25 = Pr24;
245	
246	if (Pr25<0)
247	Pr25 = 0;

248	
249	if (Pr21 <pr22)< td=""></pr22)<>
250	Pr26 = Pr21;
251	else
252	Pr26 = Pr22;
253	
254	if (Pr25 <pr26)< td=""></pr26)<>
255	Pr27 = Pr25;
256	else
257	Pr27 = Pr26;
258	
259	Pr[i] = Pr7 - Pr27;
260	
261	if (tPr[i]<0)
262	<pre>Pr[i] = 0-Pr[i];</pre>
263	
264	//\$display("Polarization values used were
	(in order) %e %
	e %e %e %e %e",Pr1,Pr2,Pr3,Pr4,Pr5,Pr6,
	Pr7, Pr21, Pr22, Pr23, Pr24, Pr25, Pr26, Pr27)
	;
265	
266	end
267	//\$display("The for loop just completed Vd
	= %e, at time %e", Vd, time1);
268	Vd = Vd + 0.2;
269	end

270	
271	Prtotal =0.5*(Pr[0] + Pr[1] + Pr[2] + Pr
	[3] + Pr[4] + Pr[5] + Pr[6] + Pr[7] +
	Pr[8] + Pr[9] + Pr[10] + Pr[11] + Pr
	[12] + Pr[13]);
272	
273	//\$display("The total polarization is
	currently %e at %e seconds", Prtotal,
	<pre>\$abstime);</pre>
274	
275	<pre>sigmap=Prtotal*1e-2;</pre>
276	//\$display("sigma_p is %e", sigmap);
277	sigmas=sigmap*d/(epsilonf*(delta1+delta2)+
	d);
278	//\$display("sigma_s is %e", sigmas);
279	
280	Pot1=(sigmas*delta1/epsilon0)+Ea;
281	//\$display("Pot1 is %e", Pot1);
282	<pre>Pot2=Ea+Ef2-Ef1-(sigmas*delta2/epsilon0);</pre>
283	//\$display("Pot2 is %e", Pot2);
284	Pot=(Pot1+Pot2)/2;
285	//\$display("Average potential barrier is %
	e", Pot);
286	<pre>Jtun=J0*((Pot)*exp(-Atun*sqrt(Pot))-(Pot+</pre>
	<pre>Vm)*exp(-Atun*sqrt(Pot+Vm)));</pre>
287	//\$display("Current density in A/cm^2 is %
	e", Jtun);

288	
289	Rm = Vm/(Jtun*((Dim*1e-7)**2));
290	
291	time0 = \$abstime;
292	//\$display("time0 became %e at %e", time0,
	<pre>\$abstime);</pre>
293	Im = Vm / Rm;
294	I(p,n) <+ Im;
295	
296	<pre>\$fstrobe(voltages,"%g",Vm);</pre>
297	<pre>\$fstrobe(currents,"%g",Im);</pre>
298	
299	<pre>@(final_step)</pre>
300	begin
301	<pre>\$fclose(voltages);</pre>
302	<pre>\$fclose(currents);</pre>
303	end
304	
305	//\$display("The total polarization is
	currently %e at %e seconds", Prtotal,
	<pre>\$abstime);</pre>
306	
307	end
308	
309	
310	endmodule

D.3 SAP_ADDRESS_COLUMN_R

Li	ibrar	уľ	Jam	ie:		$sap1951_FTJ_THESIS_45$									
	Cell	Na	me:	:		SAP_ADDRESS_COLUMN_R									
Funct	ion/	Trı	ıth	Table:	1										
	Ren	W	enN	Y											
	0		0	X											
	0		1	X											
	1		0	X											
Drope				$v_{\rm ssa}$		nd t) and (Jutry	It Diso	/Fall	Tim	o (†	and	+).	
Propagation Delay $(t_{pdf} \text{ and } t_{pdr})$ and Output Rise/Fall Time $(t_f \text{ and } t_r)$:															
In	In Out $t_{\rm pdf}$			t	pdr		$t_{\rm f}$		$t_{ m r}$						
Ren		Y	561	1.8×10 ⁻	-12	603.1	$\times 10^{-12}$	473.	3×10^{-12}	2 1.4	498×1	.0 ⁻⁹			
Wenl	N	Y	552	2.2×10 ⁻	-12	701.6	5×10^{-12}	464.	5×10^{-12}	2 1.'	1.746×10^{-9}				
Notice	long	t_r	beca	ause thi	s de	evice d	loesn't o	lrive t	he outp	ut hig	gh, it	,			
can on	ıly dr	ag i	it do	own to <i>u</i>	$v_{\rm ssa}$.										
Layou	ıt Aı	rea:		0.6µm	$\times 1$.71µm	$= W \times$	Η							
Symb	ol w	\mathbf{ith}	Por	rt Nan	nes:										
									с Г 💮 і́						
									L@ins	star	ncer	Jam	ne]		
				en ([@ enN											





D.4 SAP_ADDRESS_COLUMN_W

Library Name:						sap1951_FTJ_THESIS_45								
	Cell	Nan	ne:			SAP_ADDRESS_COLUMN_W								
Funct	ion,	/Trut	h T	able	e:									
	Wen	WenN	VenN WN Ren RenN Y											
	0	1	0	1	0	Х								
	0	1	1	1	0	Х								
	0	1	0	0	1	X								
	0	1	1	0	1	X								
	1	0	1	1	0	X								
	1	0	0	0	1	VDD								
	1	0	1	0	1	VSS								
Propa	Propagation Delay (t_{pdf} and t_{pdr}) and Output Rise/Fall Time (t_{f} and t_{r}):													
In	Οι	ıt	$t_{ m I}$	odf		t	pdr	$t_{ m f}$	$t_{ m r}$					
Wen	Y	2	$208 \times$	10^{-1}	12	75.14	$\times 10^{-12}$	122.4×10^{-12}	97.83×10^{-12}					
WN	Y	66	5.89>	×10 ⁻	-12	177.0	$\times 10^{-12}$	54.9×10^{-12}	94.81×10^{-12}					
Ren	Y	10)2.8>	×10 ⁻	-12	99.16	$99.16 \times 10^{-12} 191.4 \times 10^{-12} 82.92 \times 10^{-12} $							
Layou	ıt A	rea:	0	.8µn	п×	1.71µı	m = W >	< H						
Symb	ol v	vith I	Port	Na	mes	S:								
Ren Wen Wen Wn Wn														





D.5 SAP_ADDRESS_ROW_R

Li		sap1951_FTJ_THESIS_45											
	Cell N	lame:			SAP_ADDRESS_ROW_R								
Funct	ion/T	ruth '	Table	2:									
	RenN	Wen	Y										
	0	0	$v_{\rm dda}$										
	0	1	Х										
	1	0	Х										
	1	1	Х										
Propa	igatio	n Dela	ay (t_p	df and t_{po}	_{lr}) a	and Ou	tput	Rise/	/Fall	Tin	1e (<i>t</i>	$_f$ and	t_r):
In	Out	$t_{\rm pdf}$		$t_{\rm pdr}$	$t_{\rm f}$								
RenN	Y	-	513	$.9 \times 10^{-12}$	-	433.7>	$< 10^{-9}$						
Wen	Y	-	465	$.7 \times 10^{-12}$	-	451.3>	$< 10^{-9}$						
Notice	long t	$_r$ beca	use tł	nis device	doe	sn't driv	ve the	outpu	ıt hig	h, it			
can on	ly drag	g it do	wn to	$v_{\rm ssa}$.									
Layou	ıt Are	a: (0.6µm	1×1.71 µn	n =	$W \times H$							
C1	-1 •4	1. D	4 NT -										
Symb	ol wit	n Por	t na	mes:	•				<i>.</i>				
				_									
								@ins		cel		ne]	
			[@ n										
		Re We	nN [@ n	partNo				a a Qins a a	tan		Nar Nar	ne]	





D.6 SAP_ADDRESS_ROW_W

Li	ibrary	v Name	e:		sap1951_FTJ_THESIS_45							
	Cell I	Name:			SAP_ADDRESS_ROW_W							
Function/Truth Table:												
	Wen WenN W Re			Ren	i RenN Y							
	0	1	0	1	0	Х						
	0 1		1	1	0	Х	X					
	0	1	0	0	1	Х						
			0	1	X							
	1	0	0	1	0	X						
	1	0	1	0	1	VDD						
	1	0	1	0	1	VSS						
Propagation Delay (t_{pdf} and t_{pdr}) and Output Rise/Fall Time (t_f and t_r):												
In	Out t		pdf		$t_{ m pdr}$		$t_{ m f}$	$t_{ m r}$				
Wen	Y	208.7	×10)-12	103.4×10^{-12}		124.0×10^{-12}	79.94×10^{-12}				
W	Y	68.36	3.36×10^{-12}		181.5×10^{-12}		116.8×10^{-12}	94.81×10^{-12}				
Ren	Y	102.4	$\times 10$)-12	99.75×10^{-12}		116.2×10^{-12}	90.66×10^{-12}				
Layout Area: $0.8\mu m \times 1.71\mu m = W \times H$												
Symbol with Port Names:												
Ren Y RenN Wen [@partName] WenN												





Comments/Notes:

D.7 SAP_ADDRESS_GND_vcc

Library Name:					sap1951_FTJ_THESIS_45							
Cell Name:					SAP_ADDRESS_GND_vcc							
Function/Truth Table:												
	Wen	en WenN		Ren Re		nN	Y					
	0	1		1			X					
	0	0 1		0			VCC					
	1 0			1	0		X					
	1	0		0	1		X					
Propagation Delay (t_{pdf} and t_{pdr}) and Output Rise/Fall Time (t_{f} and t_{r}):												
In	Out	$t_{\rm pdf}$		$t_{\rm pdr}$		$t_{\rm f}$	$t_{ m r}$]			
Wen	Y	-	165	.0×10	(10^{-12}) -		191.9×10^{-12}					
Ren	Y	-	158	.4×10	10^{-12} -		188.9×10^{-12}					
Layout Area: $0.8\mu m \times 1.71\mu m = W \times H$												
Symb	Symbol with Port Names:											
[@instanceName] Ren RenN Wen WenN												




$D.8 \quad SAP_FTJ_DIGITAL_LOW_4_x_4$





$D.9 \quad SAP_TRISTATE_MEM_4x_vcc$

Library Name:	$sap1951_FTJ_THESIS_45$
Cell Name:	SAP_TRISTATE_MEM_4x_vcc
Layout Area: 27 µm	\times 18 µm = $W \times H$
Symbol with Port Nam	en<@> C<@> en<1> C<2> en<2> C<2> en<3> C<3> en<4> R<0> en<4> R<2> en<5> R<1> en<6> R<2> en<3> C<3> en<4> R<0> en<5> R<2> en<5> R<2> en<7> RC<2> en<7> RC<3> en<5> Y en<5 Y en<5 R<2> en<7> RC<3> en<7> Y en Y <t< th=""></t<>
Schematic:	



D.10 SAP_TRISTATE_MEM_4x_TESTBENCH

Library Name:	$sap1951_FTJ_THESIS_45$
Cell Name:	SAP_TRISTATE_MEM_4x_TESTBENCH
Symbol with Port Nam	Ren<7:Ø> [@instanceName] [@partName] Y_out<3:Ø>

D.10.1 Verilog Model

1	//Verilog HDL for "sap1951_FTJ_THESIS_45",
	"SAP_TRISTATE_MEM_4x_TESTBENCH" "
	functional "
2	'timescale 10 ns / 1 fs
3	<pre>module SAP_TRISTATE_MEM_4x_TESTBENCH(Ren,</pre>
	W, Wen, Y, Y_out);
4	
5	input [3:0] Y;
6	output [7:0] Ren, W, Wen;
7	output [3:0] Y_out;
8	
9	reg [7:0] Ren, W, Wen;
10	
11	reg [3:0] val;
12	integer out;
13	integer outnot;
14	reg [3:0] bg;
15	
16	integer errors;
17	integer bgerrors;
18	integer disterrors;
19	
20	wire [3:0] Y_out = Y ;
21	
22	initial

23	b	egin							
24	/	'Wri	te	all	Hig	h (HR	S)	for	4us
25	е	ror	s =	0;					
26	b	gerr	or	s=0;					
27	d	ste	rr	ors=();				
28	R	en <	=	8'b0(0000	000;			
29	W	<=	8,	b1111	1111	1;			
30	W	en <	=	8'b11	1111	111;			
31	b	5 =	4'	b1111	L;				
32	e	ıd							
33									
34	a	way	S						
35	b	gin							
36	#	;							
37	/	'10u	S	Guard	d Ti	me			
38	R	en <	=	8'b0(0000	000;			
39	W	<	=	8'b0(0000	000;			
40	W	en <	=	8'b0(0000	000;			
41	#	;							
42	/	'Rea	d	Mem d	row	7 (1)	fo	r 10	us
43	R	en <	=	8'b1(0001	111;			
44	W	<	=	8'b0(0000	000;			
45	W	en <	=	8'b0(0000	000;			
46	#	;							
47	/	'10u	S	Guard	d Ti	me			
48	R	en <	=	8'b0(0000	000;			
49	W	<	=	8'b0(0000	000;			

50	Wen <= 8'b0000000;
51	#1;
52	//Read Mem row 7 (1) for 10us
53	Ren <= 8'b10001111;
54	W <= 8'b0000000;
55	Wen <= 8'b0000000;
56	#1;
57	//10us Guard Time
58	Ren <= 8'b0000000;
59	W <= 8,00000000;
60	Wen <= 8'b00000000;
61	#1;
62	//for loop through all 15 numbers (2^4-1)
	and write each one in the first row of
	the array
63	<pre>the array for(out=0;out<16;out=out+1)</pre>
63 64	<pre>the array for(out=0;out<16;out=out+1) begin</pre>
63 64 65	<pre>the array for(out=0;out<16;out=out+1) begin outnot=15-out;</pre>
63 64 65 66	<pre>the array for(out=0;out<16;out=out+1) begin outnot=15-out; //write \ac{HRS} for current val</pre>
63 64 65 66 67	<pre>the array for(out=0;out<16;out=out+1) begin outnot=15-out; //write \ac{HRS} for current val W <= 8'b11111111;</pre>
 63 64 65 66 67 68 	<pre>the array for(out=0;out<16;out=out+1) begin outnot=15-out; //write \ac{HRS} for current val W <= 8'b11111111; val=out;</pre>
 63 64 65 66 67 68 69 	<pre>the array for(out=0;out<16;out=out+1) begin outnot=15-out; //write \ac{HRS} for current val W <= 8'b11111111; val=out; Wen <= {4'b1000, val};</pre>
 63 64 65 66 67 68 69 70 	<pre>the array for(out=0;out<16;out=out+1) begin outnot=15-out; //write \ac{HRS} for current val W <= 8'b11111111; val=out; Wen <= {4'b1000, val}; #1;</pre>
 63 64 65 66 67 68 69 70 71 	<pre>the array for(out=0;out<16;out=out+1) begin outnot=15-out; //write \ac{HRS} for current val W <= 8'b11111111; val=out; Wen <= {4'b1000, val}; #1; //guard time 10us</pre>
 63 64 65 66 67 68 69 70 71 72 	<pre>the array for(out=0;out<16;out=out+1) begin outnot=15-out; //write \ac{HRS} for current val W <= 8'b11111111; val=out; Wen <= {4'b1000, val}; #1; //guard time 10us Ren <= 8'b0000000;</pre>
 63 64 65 66 67 68 69 70 71 72 73 	<pre>the array for(out=0;out<16;out=out+1) begin outnot=15-out; //write \ac{HRS} for current val W <= 8'b11111111; val=out; Wen <= {4'b1000, val}; #1; //guard time 10us Ren <= 8'b0000000; W <= 8'b0000000;</pre>

75	#1;
76	//write LRS for current val
77	W <= 8'b0000000;
78	val=outnot;
79	Wen <= {4'b1000, val};
80	#1;
81	//guard time 10us
82	Ren <= 8'b0000000;
83	W <= 8'b0000000;
84	Wen <= 8'b0000000;
85	val=out;
86	#1;
87	//read that shit!
88	Ren <= 8'b10001111;
89	W <= 8'b0000000;
90	Wen <= 8'b0000000;
91	#1;
92	<pre>if(Y!=val)</pre>
93	begin
94	errors=errors+1;
95	end
96	//guard time 10us
97	Ren <= 8'b0000000;
98	W <= 8'b0000000;
99	Wen <= 8'b0000000;
100	#1;
101	//read the column directly below!

102	R	en ·	<=	8'b0C	010111	1;	
103	W		<=	8'b00	00000	0;	
104	W	en ·	<=	8'b0C	00000	0;	
105	#	L;					
106	i	E (Y	! = b	g)			
107	b	egin	n				
108	b	geri	ror	s=bge	errors	+1;	
109	e	ıd					
110	1.	/gu	ard	l time	e 10us	ł	
111	R	en ·	<=	8'b0C	00000	0;	
112	W		<=	8'b0C	00000	0;	
113	W	en ·	<=	8'b00	00000	0;	
114	#	L;					
115	1.	/re	ad	that	shit!	,	
116	R	en ·	<=	8'b10	00111	1;	
117	W		<=	8'b00	00000	0;	
118	W	en ·	<=	8'b0C	00000	0;	
119	#	L;					
120	i:	E (Y	! = v	al)			
121	b	egin	n				
122	d	ist	err	ors=d	lister	rors+	1;
123	e	ıd					
124	1.	/gu	ard	l time	e 10us	:	
125	R	en ·	<=	8'b0C	00000	0;	
126	W		<=	8'b0C	00000	0;	
127	W	en ·	<=	8'b0C	00000	0;	
128	#	L;					

129	end
130	$display("%d_{u}data_{u}errors,_u%d_{u}background_{u})$
	disturbs, $_{\sqcup}$ and $_{\sqcup}$ %d $_{\sqcup}$ data $_{\sqcup}$ disturbs $_{\sqcup}$ with $_{\sqcup}$ a $_{\sqcup}$
	background $_{\sqcup}$ of $_{\sqcup}\%$ b.", errors, bgerrors,
	disterrors, bg);
131	errors=0;
132	bgerrors=0;
133	disterrors=0;
134	//Write all Low (LRS) for 10us and repeat
	test!
135	Ren <= 8'b0000000;
136	W <= 8'b0000000;
137	Wen <= 8'b10001111;
138	bg = 4'b0000;
139	#1;
140	Ren <= 8'b0000000;
141	W <= 8'b0000000;
142	Wen <= 8'b01001111;
143	bg = 4'b0000;
144	#1;
145	Ren <= 8'b0000000;
146	W <= 8'b0000000;
147	Wen <= 8'b00101111;
148	bg = 4'b0000;
149	#1;
150	Ren <= 8'b0000000;
151	W <= 8, p00000000;

152	Wen <= 8'b00011111;
153	bg = 4' b0000;
154	end
155	endmodule