#### **Rochester Institute of Technology**

### **RIT Digital Institutional Repository**

**Theses** 

8-2017

# The Design of a Custom 32-bit RISC CPU and LLVM Compiler Backend

Connor Jan Goldberg cjg3259@rit.edu

Follow this and additional works at: https://repository.rit.edu/theses

#### **Recommended Citation**

Goldberg, Connor Jan, "The Design of a Custom 32-bit RISC CPU and LLVM Compiler Backend" (2017). Thesis. Rochester Institute of Technology. Accessed from

This Master's Project is brought to you for free and open access by the RIT Libraries. For more information, please contact repository@rit.edu.

#### THE DESIGN OF A CUSTOM 32-BIT RISC CPU AND LLVM COMPILER BACKEND

by Connor Jan Goldberg

#### Graduate Paper

Submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering

Approved by:	
Mr. Mark A. Indovina, Lecturer  Graduate Research Advisor, Department of Electrical and Microelectronic Engineer	ering
Dr. Sohail A. Dianat, Professor  Department Head, Department of Electrical and Microelectronic Engineering	

DEPARTMENT OF ELECTRICAL AND MICROELECTRONIC ENGINEERING
KATE GLEASON COLLEGE OF ENGINEERING
ROCHESTER INSTITUTE OF TECHNOLOGY
ROCHESTER, NEW YORK
AUGUST 2017

To my family and friends, for all of their endless love, support, and encouragement throughout my career at Rochester Institute of Technology

## Abstract

Compiler infrastructures are often an area of high interest for research. As the necessity for digital information and technology increases, so does the need for an increase in the performance of digital hardware. The main component in most complex digital systems is the central processing unit (CPU). Compilers are responsible for translating code written in a high-level programming language to a sequence of instructions that is then executed by the CPU. Most research in compiler technologies is focused on the design and optimization of the code written by the programmer; however, at some point in this process the code must be converted to instructions specific to the CPU. This paper presents the design of a simplified CPU architecture as well as the less understood side of compilers: the backend, which is responsible for the CPU instruction generation. The CPU design is a 32-bit reduced instruction set computer (RISC) and is written in Verilog. Unlike most embedded-style RISC architectures, which have a compiler port for GCC (The GNU Compiler Collection), this compiler backend was written for the LLVM compiler infrastructure project. Code generated from the LLVM backend is successfully simulated on the custom CPU with Cadence Incisive, and the CPU is synthesized using Synopsys Design Compiler.

# Declaration

I hereby declare that except where specific reference is made to the work of others, the contents of this paper are original and have not been submitted in whole or in part for consideration for any other degree or qualification in this, or any other University. This paper is the result of my own work and includes nothing which is the outcome of work done in collaboration, except where specifically indicated in the text.

Connor Jan Goldberg

August 2017

# Acknowledgements

I would like to thank my advisor, professor, and mentor, Mark A. Indovina, for all of his guidance and feedback throughout the entirety of this project. He is the reason for my love of digital hardware design and drove me to pursue it as a career path. He has been a tremendous help and a true friend during my graduate career at RIT.

Another professor I would like to thank is Dr. Dorin Patru. He led me to thoroughly enjoy computer architecture and always provided helpful knowledge and feedback for my random questions.

Additionally, I want to thank the Tight Squad, for giving me true friendship, endless laughs, and great company throughout the many, many long nights spent in the labs.

I would also like to thank my best friends, Lincoln and Matt. This project would not have been possible without their love, advice, and companionship throughout my entire career at RIT.

Finally I need to thank my amazing parents and brother. My family has been the inspiration for everything I strive to accomplish and my success would be nothing if not for their motivation, support, and love.

# **Forward**

The paper describes a custom RISC CPU and associated LLVM compiler backend as a Graduate Research project undertaken by Connor Goldberg. Closing the loop between a new CPU architecture and companion compiler is no small feat; Mr.Goldberg took on the challenge with exemplary results. Without question I am extremely proud of the research work produced by this fine student.

Mark A. Indovina

Rochester, NY USA

August 2017

# Contents

A	bstra	act	ii
D	eclar	ation	iii
A	ckno	wledgements	iv
Fo	orwai	$\cdot$ d	v
C	onter	nts	vi
Li	st of	Figures	ix
Li	st of	Listings	x
Li	st of	Tables	xi
1	Intr 1.1	oduction Organization	1 2
<b>2</b>	$Th\epsilon$	e Design of CPUs and Compilers	3
	2.1	CPU Design	3
	2.2	Compiler Design	5
		2.2.1 Application Binary Interface	5
		2.2.2 Compiler Models	6
		2.2.3 GCC	7
		2.2.4 LLVM	8
		2.2.4.1 Front End	8
		2.2.4.2 Optimization	9
		2.2.4.3 Backend	9
3		8	11
	3.1	Instruction Set Architecture	11
		3.1.1 Register File	12

Contents

		3.1.2	Stack Design
		3.1.3	Memory Architecture
	3.2	Hardw	rare Implementation
		3.2.1	Pipeline Design
			3.2.1.1 Instruction Fetch
			3.2.1.2 Operand Fetch
			3.2.1.3 Execute
			3.2.1.4 Write Back
		3.2.2	Stalling
		3.2.3	Clock Phases
	3.3	Instru	ction Details
		3.3.1	Load and Store
		3.3.2	Data Transfer
		3.3.3	Flow Control
		3.3.4	Manipulation Instructions
			3.3.4.1 Shift and Rotate
4			LVM Backend Design 26
	4.1		ure and Tools
		4.1.1	Code Generator Design Overview
		4.1.2	TableGen
		4.1.3	Clang and llc
	4.2		n Target Implementation
		4.2.1	Abstract Target Description
			4.2.1.1 Register Information
			4.2.1.2 Calling Conventions
			4.2.1.3 Special Operands
			4.2.1.4 Instruction Formats
			4.2.1.5 Complete Instruction Definitions
			4.2.1.6 Additional Descriptions
		4.2.2	Instruction Selection
			4.2.2.1 SelectionDAG Construction
			4.2.2.2 Legalization
			4.2.2.3 Selection
			4.2.2.4 Scheduling
		4.2.3	Register Allocation
		4.2.4	Code Emission
			4.2.4.1 Assembly Printer
			4.2.4.2 ELF Object Writer

Contents	viii
----------	------

5	Test	s and	Results	<b>62</b>
	5.1	LLVM	Backend Validation	62
	5.2	CPU I	Implementation	65
		5.2.1	Pre-scan RTL Synthesis	66
		5.2.2	Post-scan DFT Synthesis	66
	5.3	Additi	onal Tools	67
		5.3.1	Clang	67
		5.3.2	ELF to Memory	68
		5.3.3	Assembler	68
		5.3.4	Disassembler	68
0		1 .		00
6		clusion		69
	6.1		e Work	69
	6.2	Projec	t Conclusions	70
Re	efere	nces		<b>71</b>
I	Gui	des		I-1
•	I.1		ng LLVM-CJG	I-1
	1.1	I.1.1	Downloading LLVM	I-1
		I.1.1	Importing the CJG Source Files	I-1
		I.1.2 I.1.3	Modifying Existing LLVM Files	I-2 I-2
		I.1.3 I.1.4	Importing Clang	I-2 I-5
		I.1.4 I.1.5		I-8
		_	Building the Project	
		I.1.6	Usage	I-9
			I.1.6.1 Using llc	I-9
			I.1.6.2 Using Clang	I-10
	т.о.	T T T 73 f	I.1.6.3 Using ELF to Memory	I-10
	I.2	LLVM	Backend Directory Tree	I-11
II	Sou	rce Co	$_{ m ode}$	II-1
	II.1	CJG F	RISC CPU RTL	II-1
		II.1.1	Opcodes Header	II-1
		II.1.2	Definitions Header	II-2
		II.1.3	Pipeline	II-3
		II.1.4	Clock Generator	II-32
		II.1.5	ALU	II-33
		II.1.6	Shifter	II-35
		II.1.7	Data Stack	II-38
		II.1.8	Call Stack	II-39
		II.1.9	Testbench	II-40
	II.2		o Memory	II-40 II-45
	11.4		o momory	11 10

# List of Figures

2.1	Aho Ullman Model
2.2	Davidson Fraser Model
3.1	Status Register Bits
3.2	Program Counter Bits
3.3	Stack Pointer Register
3.4	CJG RISC CPU Functional Block Diagram
3.5	Four-Stage Pipeline
3.6	Four-Stage Pipeline Block Diagram
3.7	Clock Phases
3.8	Load and Store Instruction Word
3.9	Data Transfer Instruction Word
3.10	Flow Control Instruction Word
3.11	Register-Register Manipulation Instruction Word
3.12	Register-Immediate Manipulation Instruction Word
3.13	Register-Register Shift and Rotate Instruction Word
3.14	Register-Immediate Manipulation Instruction Word
4.1	CJGMCTargetDesc.h Inclusion Graph
4.2	Initial myDouble:entry SelectionDAG
4.3	Initial myDouble:if.then SelectionDAG 44
4.4	Initial myDouble:if.end SelectionDAG
4.5	Optimized myDouble:entry SelectionDAG
4.6	Legalized myDouble:entry SelectionDAG
4.7	Selected myDouble:entry SelectionDAG
4.8	Selected myDouble:if.then SelectionDAG
4.9	Selected myDouble:if.end SelectionDAG
5.1	myDouble Simulation Waveform 64

# List of Listings

4.1	TableGen Register Set Definitions	0
4.2	TableGen AsmWriter Output	0
4.3		<b>8</b> 0
4.4		3
4.5		34
4.6		5
4.7		6
4.8	Base ALU Instruction Format Definitions	37
4.9	Completed ALU Instruction Definitions	8
4.10	Completed Jump Conditional Instruction Definition	.0
4.11	Reserved Registers Description Implementation	:1
4.12	myDouble C Implementation	1
4.13	myDouble LLVM IR Code	12
		<u>1</u> 9
	Target-Specific SDNode Operation Definitions	9
	1	19
		0
	<b>v</b>	5
	V	6
	•	8
	V	8
		9
	Base Load and Store Instruction Format Definitions	
	CodeEmitter TableGen Backend Output for Load	
	Disassembled myDouble Machine Code	1
4.26	myDouble Machine Code	1
5.1	Modified myDouble Assembly Code	5

# List of Tables

3.1	Description of Status Register Bits
3.2	Addressing Mode Descriptions
3.3	Load and Store Instruction Details
3.4	Data Transfer Instruction Details
3.5	Jump Condition Code Description
3.6	Flow Control Instruction Details
3.7	Manipulation Instruction Details
3.8	Shift and Rotate Instruction Details
4.1	Register Map for myDouble
5.1	Pre-scan Netlist Area Results
5.2	Pre-scan Netlist Power Results
5.3	Post-scan Netlist Area Results
5 4	Post-scan Netlist Power Results

# Chapter 1

## Introduction

Compiler infrastructures are a popular area of research in computer science. Almost every modern-day problem that arises yields a solution that makes use of software at some point in its implementation. This places an extreme importance on compilers as the tools to translate software from its written state, to a state that can be used by the central processing unit (CPU). The majority of compiler research is focused on functionality to efficiently read and optimize the input software. However, half of a compiler's functionality is to generate machine instructions for a specific CPU architecture. This area of compilers, the backend, is largely overlooked and undocumented.

With the goal to explore the backend design of compilers, a custom, embedded-style, 32-bit reduced instruction set computer (RISC) CPU was designed to be targeted by a C code compiler. Because designing such a compiler from scratch was not a feasible option for this project, two existing and mature compilers were considered as starting points: the GNU compiler collection (GCC) and LLVM. Although GCC has the capability of generating code for a wide variety of CPU architectures, the same is not true for LLVM. LLVM is a relatively new project; however, it has a very modern design and seemed to

1.1 Organization 2

be well documented. LLVM was chosen for these reasons, and additionally to explore the reason for its seeming lack of popularity within the embedded CPU community.

This project aims to provide a view into the process of taking a C function from source code to machine code, which can be executed on CPU hardware through the LLVM compiler infrastructure. Throughout Chapters 4 and 5, a simple C function is used as an example to detail the flow from C code to machine code execution. The machine code is simulated on the custom CPU using Cadence Incisive and synthesized with Synopsys Design Compiler.

### 1.1 Organization

Chapter 2 discusses the basic design of CPUs and compilers to provide some background information. Chapter 3 presents the design and implementation of the custom RISC CPU and architecture. Chapter 4 presents the design and implementation of the custom LLVM compiler backend. Chapter 5 shows tests and results from the implementation of LLVM compiler backend for the custom RISC CPU to show where this project succeeds and fails. Chapter 6 discusses possible future work and the concludes the paper.

# Chapter 2

# The Design of CPUs and Compilers

This chapter discusses relevant concepts and ideas pertaining to CPU architecture and compiler design.

### 2.1 CPU Design

The two prominent CPU design methodologies are reduced instruction set computer (RISC) and complex instruction set computer (CISC). While there is not a defined standard to separate specific CPU architectures into these two categories, it is common for most architectures to be easily classified into one or the other depending on their defining characteristics.

One key indicator as to whether an architecture is RISC or CISC is the number of CPU instructions along with the complexity of the instructions. RISC architectures are known for having a relatively small number of instructions that typically only perform one or two operations in a single clock cycle. However, CISC architectures are known for having a large number of instructions that typically perform multiple, complex operations

2.1 CPU Design 4

over multiple clock cycles [1]. For example, the ARM instruction set contains around 50 instructions [2], while the Intel x86-64 instruction set contains over 600 instructions [3]. This simple contrast highlights the main design objectives of the two categories; RISC architectures generally aim for lower complexity in the architecture and hardware design so as to shift the complexity into software, and CISC architectures aim to keep a bulk of the complexity in hardware with the goal of simplifying software implementations. While it might seem beneficial to shift complexity to hardware, it also causes hardware verification to increase in complexity. This can lead to errors in the hardware design, which are much more difficult to fix compared to bugs found in software [4].

Some of the other indicators for RISC or CISC are the number of addressing modes and format of the instruction words themselves. In general, using fewer addressing modes along with a consistent instruction format results in faster and less complex control signal logic [5]. Additionally, a study in [6] indicates that within the address calculation logic alone, there can be up to a  $4\times$  increase in structural complexity for CISC processors compared to RISC.

The reasoning behind CPU design choices have been changing throughout the past few decades. In the past, hardware complexity, chip area, and transistor count were some of the primary design considerations. In recent years, however, the focus has switched to minimizing energy and power while increasing speed. A study in [7] found that there is a similar overall performance between comparable RISC and CISC architectures, although the CISCs generally require more power.

There are many design choices involved in the development of a CPU aimed solely towards the hardware performance. However, for software to run on the CPU there are additional considerations to be made. Some of these considerations include the number of register classes, which types of addressing modes to implement, and the layout of the memory space.

### 2.2 Compiler Design

In its simplest definition, a compiler accepts a program written in some source language, then translates it into a program with equivalent functionality in a target language [8]. While there are different variations of the compiling process (e.g. interpreters and justin-time (JIT) compilers), this paper focuses on standard compilers, specifically ones that can accept an input program written in the C language, then output either the assembly or machine code of a target architecture. When considering C as the source language, two compiler suites are genuinely considered to be mature and optimized enough to handle modern software problems: GCC (the GNU Compiler Collection) and LLVM. Although similar in end-user functionality, GCC and LLVM each operate differently from each other both in their software architecture and even philosophy as organizations.

### 2.2.1 Application Binary Interface

Before considering the compiler, the application binary interface (ABI) must be defined for the target. This covers all of the details about how code and data interact with the CPU hardware. Some of the important design choices that need to be made include the alignment of different datatypes in memory, defining register classes (which registers can store which datatypes), and function calling conventions (whether function operands are placed on the stack, in registers, or a combination of both) [9]. The ABI must carefully consider the CPU architecture to be sure that each of the design choices are physically possible, and that they make efficient use of the CPU hardware when there are multiple solutions to a problem.




Figure 2.1: Aho Ullman Model




Figure 2.2: Davidson Fraser Model

### 2.2.2 Compiler Models

Modern compilers usually operate in three main phases: the front end, the optimizer, and the backend. Two approaches on how compilers should accomplish this task are the Aho Ullman approach [8] and the Davidson Fraser approach [10]. The block diagrams for each for each of these models are shown in Fig. 2.1 and Fig. 2.2. Although the function of the front end is similar between these models, there are some major differences in how they perform the process of optimization and code generation.

The Aho Ullman model places a large focus on having a target-independent intermediate representation (IR) language for a bulk of the optimization before the backend which allows the instruction selection process to use a cost-based approach. The Davidson Fraser model focuses on transforming the IR into a type of target-independent register transfer language (RTL). The RTL then undergoes an expansion process followed by a recognizer which

<sup>&</sup>lt;sup>1</sup> Register transfer language (RTL) is not to be confused with the register transfer level (RTL) design abstraction used in digital logic design

selects the instructions based on the expanded representation [9]. This paper will focus on the Aho Ullman model as LLVM is architected using this methodology.

Each phase of an Aho Ullman modeled compiler is responsible for translating the input program into a different representation, which brings the program closer to the target language. There is an extreme benefit of having a compiler architected using this model; because of the modularity and the defined boundaries of each stage, new source languages, target architectures, and optimization passes can be added or modified mostly independent of each other. A new source language implementation only needs to consider the design of the front end such that the output conforms to the IR, optimization passes are largely language-agnostic so long as they only operate on IR and preserve the program function, and lastly, generating code for a new target architecture only requires designing a backend that accepts IR and outputs the target code (typically assembly or machine code).

#### 2.2.3 GCC

GCC was first released in 1984 by Richard M. Stallman [11]. GCC is written entirely in C and currently still maintains much of the same software architecture that existed in the initial release over 30 years ago. Regardless of this fact, almost every standard CPU has a port of GCC that is able to target it. Even architectures that do not have a backend in the GCC source tree typically have either a private release or custom build maintained by a third party; an example of one such architecture is the Texas Instruments MSP430 [12]. Although GCC is a popular compiler option, this paper focuses on LLVM instead for its significantly more modern code base.

#### 2.2.4 LLVM

LLVM was originally released in 2003 by Chris Lattner [13] as a master's thesis project. The compiler has since grown tremendously into an fully complete and open-source compiler infrastructure. Written in C++ and embracing its object-oriented programming nature, LLVM has now become a rich set of compiler-based tools and libraries. While LLVM used to be an acronym for "low level virtual machine," representing its rich, virtual instruction set IR language, the project has grown to encompass a larger scope of projects and goals and LLVM no longer stands for anything [14]. There are a much fewer number of architectures that are supported in LLVM compared to GCC because it is so new. Despite this fact, there are still organizations choosing to use LLVM as the default compiler toolchain over GCC [15, 16]. The remainder of this section describes the three main phases of the LLVM compiler.

#### 2.2.4.1 Front End

The front end is responsible for translating the input program from text written by a person. This stage is done through lexical, syntactical, and semantic analysis. The output format of the front end is the LLVM IR code. The IR is a fully complete virtual instruction set which has operations similar to RISC architectures; however, it is fully typed, uses Static Single Assignment (SSA) representation, and has an unlimited number of virtual registers. It is low-level enough such that it can be easily related to hardware operations, but it also includes enough high-level control-flow and data information to allow for sophisticated analysis and optimization [17]. All of these features of LLVM IR allow for a very efficient, machine-independent optimizer.

#### 2.2.4.2 Optimization

The optimizer is responsible for translating the IR from the output of the front end, to an equivalent yet optimized program in IR. Although this phase is where the bulk of the optimizations are completed; optimizations can, and should be completed at each phase of the compilation. Users can optimize code when writing it before it even reaches the front end, and the backend can optimize code specifically for the target architecture and hardware.

In general, there are two main goals of the optimization phase: to increase the execution speed of the target program, and to reduce the code size of the target program. To achieve these goals, optimizations are usually performed in multiple passes over the IR where each pass has specific goal of smaller-scope. One simple way of organizing the IR to aid in optimization is through SSA form. This form guarantees that each variable is defined exactly once which simplifies many optimizations such as dead code elimination, edge elimination, loop construction, and many more [13].

#### 2.2.4.3 Backend

The backend is responsible for translating a program from IR into target-specific code (usually assembly or machine code). For this reason, this phase is also commonly referred to as the code generator. The most difficult problems that are solved in this phase are instruction selection and register allocation.

Instruction selection is responsible for transforming the operations specified by the IR into instructions that are available on the target architecture. For a simple example, consider a program in IR containing a logical NOT operation. If the target architecture does not have a logical NOT instruction but it does contain a logical XOR function, the instruction selector would be responsible for converting the "NOT" operation into an "XOR

with -1" operation, as they are functionally equivalent.

Register allocation is an entirely different problem as the IR uses an unlimited number of variables, not a fixed number of registers. The register allocator assigns variables in the IR to registers in the target architecture. The compiler requires information about any special purpose registers along with different register classes that may exist in the target. Other issues such as instruction ordering, memory allocation, and relative address resolution are also solved in this phase. Once all of these problems are solved the backend can emit the final target-specific assembly or machine code.

# Chapter 3

# Custom RISC CPU Design

This chapter discusses the design and architecture of the custom CJG RISC CPU. Section 3.1 explains the design choices made, section 3.2 describes the implementation of the architecture, and section 3.3 describes all of the instructions in detail.

### 3.1 Instruction Set Architecture

The first stage in designing the CJG RISC was to specify its instruction set architecture (ISA). The ISA was designed to be simple enough to implement in hardware and describe for LLVM, while still including enough instructions and features such that it could execute sophisticated programs. The architecture is a 32-bit data path, register-register design. Each operand is 32-bits wide and all data manipulation instructions can only operate on operands that are located in the register file.

### 3.1.1 Register File

The register file is composed of 32 individual 32-bit registers denoted as r0 through r31. All of the registers are general purpose with the exception of r0-r2, which are designated as special purpose registers.

The first special purpose register is the status register (SR), which is stored in r0. The status register contains the condition bits that are automatically set by the CPU following a manipulation instruction. The conditions bits set represent when an arithmetic operation results in any of the following: a carry, a negative result, an overflow, or a result that is zero. The status register bits can be seen in Fig. 3.1. A table describing the status register bits can be seen in Table 3.1.



Figure 3.1: Status Register Bits

Bit	Description
С	The carry bit. This is set to 1 if the result of a manipulation instruction
	produced a carry and set to 0 otherwise
N	The negative bit. This is set to 1 when the result of a manipulation instruction
14	produces a negative number (set to bit 31 of the result) and set to 0 otherwise
	The overflow bit. This is set to 1 when a arithmetic operation results in an
V	overflow ( $e.g.$ when a positive + positive results in a negative) and set to 0
	otherwise
Z	The zero bit. This is set to 1 when the result of a manipulation instruction
	produces a result that is 0 and set to 0 otherwise

Table 3.1: Description of Status Register Bits

The next special purpose register is the program counter (PC) register, which is stored in r1. This register stores the current value of the program counter which is the address

of the current instruction word in memory. This register is write protected and cannot be overwritten by any manipulation instructions. The PC can only be changed by an increment during instruction fetch (see section 3.2.1.1) or a flow control instruction (see section 3.3.3). The PC bits can be seen in Fig. 3.2.




Figure 3.2: Program Counter Bits

The final special purpose register is the stack pointer (SP) register, which is stored in r2. This register stores the address pointing to the top of the data stack. The stack pointer is automatically incremented or decremented when values are pushed on or popped off the stack. The SR bits can be seen in Fig. 3.3.



Figure 3.3: Stack Pointer Register

### 3.1.2 Stack Design

There are two hardware stacks in the CJG RISC design. One stack is used for storing the PC and SR throughout calls and returns (the call stack). The other stack is used for storing variables (the data stack). Most CPUs utilize a data stack that is located within the data memory space, however, a hardware stack was used to simplify the implementation. Both stacks are 64 words deep, however they operate slightly differently. The call stack does not have an external stack pointer. The data is pushed on and popped off the stack using

internal control signals. The data stack, however, makes use of the SP register to access its contents acting similar to a memory structure.

During the call instruction the PC and then the SR are pushed onto the call stack.

During the return instruction they are popped back into their respective registers.

The data stack is managed by push and pop instructions. The push instruction pushes a value onto the stack at the location of the SP, then automatically increments the stack pointer. The pop instruction first decrements the stack pointer, then pops the value at location of the decremented stack pointer into its destination register. These instructions are described further in Section 3.3.2.

#### 3.1.3 Memory Architecture

There are two main memory design architectures used when designing CPUs: Harvard and von Neumann. Harvard makes use of two separate physical datapaths for accessing data and instruction memory. Von Neumann only utilizes a single datapath for accessing both data and instruction memory. Without the use of memory caching, traditional von Neumann architectures cannot access both instruction and data memory in parallel. The Harvard architecture was chosen to simplify implementation and avoid the need to stall the CPU during data memory accesses. Additionally, the Harvard architecture offers complete protection against conventional memory attacks (e.g. buffer/stack overflowing) as opposed to a more complex von Neumann architecture [18]. No data or instruction caches were implemented to keep memory complexity low.

Both memories are byte addressable with a 32-bit data bus and a 16-bit wide address bus. The upper 128 addresses of data memory are reserved for memory mapped input/output (I/O) peripherals.

### 3.2 Hardware Implementation

The CJG RISC is fully designed in the Verilog hardware description language (HDL) at the register transfer level (RTL). The CPU is implemented as a four-stage pipeline and the main components are the clock generator, register file, arithmetic logic unit (ALU), the shifter, and the two stacks. A simplified functional block diagram of the CPU can be seen in Fig. 3.4.




Figure 3.4: CJG RISC CPU Functional Block Diagram

Pipeline Stage		Pipeline					
IF	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	
OF		$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	
EX			$I_0$	$I_1$	$I_2$	$I_3$	
WB				$I_0$	$I_1$	$I_2$	
Clock Cycle	1	2	3	4	5	6	•••

Figure 3.5: Four-Stage Pipeline



Figure 3.6: Four-Stage Pipeline Block Diagram

#### 3.2.1 Pipeline Design

The pipeline is a standard four-stage pipeline with instruction fetch (IF), operand fetch (OF), execute (EX), and write back (WB) stages. This pipeline structure can be seen in Fig. 3.5 where  $I_n$  represents a single instruction propagating through the pipeline. Additionally, a block diagram of the pipeline can be seen in Fig. 3.6. During clock cycles 1-3 the pipeline fills up with instructions and is not at maximum efficiency. For clock cycles 4 and onwards, the pipeline is fully filled and is effectively executing instructions at a rate of 1 IPC (instruction per clock cycle). The CPU will continue executing instructions at a rate of 1 IPC until a jump or a call instruction is encountered at which point the CPU will stall.

#### 3.2.1.1 Instruction Fetch

Instruction fetch is the first machine cycle of the pipeline. Instruction fetch has the least logic of any stage and is the same for every instruction. This stage is responsible for loading the next instruction word from instruction memory, incrementing the program counter so it points at the next instruction word, and stalling the processor if a call or jump instruction

is encountered.

#### 3.2.1.2 Operand Fetch

Operand fetch is the second machine cycle of the pipeline. This stage contains the most logic out of any of the pipeline stages due to the data forwarding logic implemented to resolve data dependency hazards. For example, consider an instruction,  $I_n$ , that modifies the  $R_x$  register, followed by an instruction  $I_{n+1}$ , that uses  $R_x$  as an operand. Without any data forwarding logic,  $I_{n+1}$  would not fetch the correct value because  $I_n$  would still be in the execute stage of the pipeline, and  $R_x$  would not be updated with the correct value until  $I_n$  completes write back. The data forwarding logic resolves this hazard by fetching the value at the output of the execute stage instead of from  $R_x$ . Data dependency hazards can also arise from less-common situations such as an instruction modifying the SP followed by a stack instruction. Because the stack instruction needs to modify the stack pointer, this would have to be forwarded as well.

An alternative approach to solving these data dependency hazards would be to stall CPU execution until the write back of the required operand has finished. This is a trade-off between an increase in stall cycles versus an increase in data forwarding logic complexity. Data forwarding logic was implemented to minimize the stall cycles, however, no in-depth efficiency analysis was calculated for this design choice.

#### 3.2.1.3 Execute

Execution is the third machine cycle of the pipeline and is mainly responsible for three functions. The first is preparing any data in either the ALU or shifter module for the write back stage. The second is to handle reading the output of the memory for data. The third

 $<sup>{}^{1}\</sup>mathbf{R}_{x}$  represents any modifiable general purpose register

function is to handle any data that was popped off of the stack, along with adjusting the stack pointer.

#### 3.2.1.4 Write Back

The write back stage is the fourth and final machine cycle of the pipeline. This stage is responsible for writing any data from the execute stage back to the destination register. This stage additionally is responsible for handling the flow control logic for conditional jump instructions as well as calls and returns (as explained in Section 3.3.3).

#### 3.2.2 Stalling

The CPU only stalls when a jump or call instruction is encountered. When the CPU stalls the pipeline is emptied of its current instructions and then the PC is set to the destination location of either the jump of the call. Once the CPU successfully jumps or calls to the new location the pipeline will begin filling again.

#### 3.2.3 Clock Phases

The CPU contains a clock generator module which generates two clock phases,  $\phi_1$  and  $\phi_2$  (shown in Fig. 3.7), from the main system clock. The  $\phi_1$  clock is responsible for all of the pipeline logic while  $\phi_2$  acts as the memory clock for both the instruction and data memory. Additionally, the  $\phi_2$  clock is used for both the call and data stacks.

### 3.3 Instruction Details

This section lists all of the instructions, shows the significance of the instruction word bits, and describes other specific details pertaining to each instruction.




Figure 3.7: Clock Phases

#### 3.3.1 Load and Store

Load and store instructions are responsible for transferring data between the data memory and the register file. The instruction word encoding is shown in Fig. 3.8.

31	28	27	22	21	17	16	15		0
Opco	ode	$R_i$		R.	i	Control		Address	

Figure 3.8: Load and Store Instruction Word

There are four different addressing modes that the CPU can utilize to access a particular memory location. These addressing modes along with how they are selected are described in Table 3.2 where  $R_x$  corresponds to the  $R_j$  register in the load and store instruction word. The load and store instruction details are described in Table 3.3.

Mode	$R_x^2$	Control	Effective Address Value
Register Direct	Not 0	1	The value of the $R_x$ register operand
Absolute	0	1	The value in the address field
Indexed	Not 0	0	The value of the $R_x$ register operand + the value in
Indexed	NOUU	0	the address field
PC Relative	0	0	The value of the PC register + the value in the
r C nelative	U	0	address field

Table 3.2: Addressing Mode Descriptions

 $<sup>{}^{2}</sup>R_{x}$  corresponds to  $R_{j}$  for load and store instructions, and to  $R_{i}$  for flow control instructions

Instruction	Mnemonic	Opcode	Function
Load	LD	0x0	Load the value in memory at the effective address or $I/O$ peripheral into the $R_i$ register
Store	ST	0x1	Store the value of the $R_i$ register into memory at the effective address or I/O peripheral

Table 3.3: Load and Store Instruction Details

#### 3.3.2 Data Transfer

Data instructions are responsible for moving data between the register file, instruction word field, and the stack. The instruction word encoding is shown in Fig. 3.9.

31	28	27	22	21	17	16	15	0
Opco	de	$R_i$		R	'j	Control	Constant	

Figure 3.9: Data Transfer Instruction Word

The data transfer instruction details are described in Table 3.4. If the control bit is set high then the source operand for the copy and push instructions is taken from the 16-bit constant field and sign extended, otherwise the source operand is the register denoted by  $R_j$ .

Instruction	Mnemonic	Opcode	Function
Сору	CPY	0x2	Copy the value from the source operand into
Сору	CFI	UXZ	the $R_i$ register
			Push the value from the source operand onto
Push	PUSH	0x3	the top of the stack and then increment the
			stack pointer
			Decrement the stack pointer and then pop the
Pop	POP	0x4	value from the top of the stack into the $R_i$
			register.

Table 3.4: Data Transfer Instruction Details

#### 3.3.3 Flow Control

Flow control instructions are responsible for adjusting the sequence of instructions that are executed by the CPU. This allows a non-linear sequence of instructions that can be decided by the result of previous instructions. The purpose of the jump instruction is to conditionally move to different locations in the instruction memory. This allows for decision making in the program flow, which is one of the requirements for a computing machine to be Turing-complete [19]. The instruction word encoding is shown in Fig. 3.10.

31	27	26	22	21	20	19	18	17	16	15		0
Opco	ode	$R_i$		С	N	V	Z	0	Control		Address	

Figure 3.10: Flow Control Instruction Word

The CPU utilizes four distinct addressing modes to calculate the effective destination address similar to load and store instructions. These addressing modes along with how they are selected are described in Table 3.2, where  $R_x$  corresponds to the  $R_i$  register in the flow control instruction word. An additional layer of control is added in the C, N, V, and Z bit fields located at bits 21-18 in the instruction word. These bits only affect the jump instruction and are described in Table 3.5. The C, N, V, and Z columns in this table correspond to the value of the bits in the flow control instruction word and *not* the value of bits in the status register. However, in the logic to decide whether to jump (in the write back machine cycle), the actual value of the bit in the status register (corresponding to the one selected by the condition code) is used. The flow control instruction details are described in Table 3.6.

C	N	V	Z	Mnemonic	Description
0	0	0	0	JMP / JU	Jump unconditionally
1	0	0	0	JC	Jump if carry
0	1	0	0	JN	Jump if negative
0	0	1	0	JV	Jump if overflow
0	0	0	1	JZ / JEQ	Jump if zero / equal
0	1	1	1	JNC	Jump if not carry
1	0	1	1	JNN	Jump if not negative
1	1	0	1	JNV	Jump if not overflow
1	1	1	0	JNZ / JNE	Jump if not zero / not equal

Table 3.5: Jump Condition Code Description

Instruction	Mnemonic	Opcode	Function
Jump	J{CC} <sup>3</sup>	0x5	Conditionally set the PC to the effective
Jump	31003	0.00	address
Call	CALL	0x6	Push the PC followed by the SR onto the call
Call	CALL	UXO	stack, set the PC to the effective address
Return	RET	0x7	Pop the top of call stack into the SR, then pop
netum	REI	UX1	the next value into the PC

Table 3.6: Flow Control Instruction Details

### 3.3.4 Manipulation Instructions

Manipulation instructions are responsible for the manipulation of data within the register file. Most of the manipulation instructions require three operands: one destination and two source operands. Any manipulation instruction that requires two source operands can either use the value in a register or an immediate value located in the instruction word as the second source operand. The instruction word encoding for these variants are shown in Fig. 3.11 and 3.12, respectively. All of the manipulation instructions have the possibility of changing the condition bits in the SR following their operation, and they all are calculated

<sup>&</sup>lt;sup>3</sup> The value of {CC} depends on the condition code; see the Mnemonic column in Table 3.5

through the ALU.



Figure 3.11: Register-Register Manipulation Instruction Word

31	27	26	22	21	1	17	16	1	0
Ope	code		$R_i$		$\mathtt{R}_{j}$		Immediate		1

Figure 3.12: Register-Immediate Manipulation Instruction Word

Instruction	Mnemonic	Opcode	Function
Add	ADD	0x8	Store $R_j + SRC_2$ in $R_i$
Subtract	SUB	0x9	Store $R_j - SRC_2$ in $R_i$
Compare	CMP	OxA	Compute $R_j - SRC_2$ and discard result
Negate	NOT	0xB	Store $\sim R_j$ in $R_i^4$
AND	AND	0xC	Store $R_j$ & $SRC_2$ in $R_i$ <sup>5</sup>
Bit Clear	BIC	0xD	Store $R_j$ & $\sim SRC_2$ in $R_i$
OR	OR	0xE	Store $R_j \mid SRC_2 \text{ in } R_i^6$
Exclusive OR	XOR	0xF	Store $R_j$ $^{\circ}$ SRC <sub>2</sub> in $R_i$ $^{7}$
Signed Multiplication	MUL	0x1A	Store $R_j \times SRC_2$ in $R_i$
Unsigned Division	DIV	0x1B	Store $R_j \div SRC_2$ in $R_i$

Table 3.7: Manipulation Instruction Details

The manipulation instruction details are described in Table 3.7. The value of  $SRC_2$  either represents the  $R_k$  register for a register-register manipulation instruction or the immediate value (sign-extended to 32-bits) for a register-immediate manipulation instruction.

<sup>&</sup>lt;sup>4</sup>The ~ symbol represents the unary logical negation operator

<sup>&</sup>lt;sup>5</sup> The & symbol represents the logical AND operator

<sup>&</sup>lt;sup>6</sup> The | symbol represents the logical inclusive OR operator

<sup>&</sup>lt;sup>7</sup> The ^ symbol represents the logical exclusive OR (XOR) operator

3.3 Instruction Details 24

#### 3.3.4.1 Shift and Rotate

Shift and Rotate instructions are a specialized case of manipulation instructions. They are calculated through the shifter module, and the rotate-through-carry instructions have the possibility of changing the C bit within the SR. The logical shift shifts will always shift in bits with the value of 0 and discard the bits shifted out. Arithmetic shift will shift in bits with the same value as the most significant bit in the source operand as to preserve the correct sign of the data. As with the other manipulation instructions, these instructions can either use the contents of a register or an immediate value from the instruction word for the second source operand. The instruction word encoding for these variants are shown in Fig. 3.13 and 3.14, respectively.

31	27	26	22	21	17	16		12	11		4	3	1	0	
Opcod	le	R	ri		$\mathtt{R}_{j}$		$R_k$			0		Mo	ode	0	

Figure 3.13: Register-Register Shift and Rotate Instruction Word

31	27	26	22	21	1	17	16	11	10		4	3	1	0
Opc	ode		$R_i$		$R_j$		Imm	ediate		0		Mo	ode	1

Figure 3.14: Register-Immediate Manipulation Instruction Word

The mode field in the shift and rotate instructions select which type of shift or rotate to perform. All instructions will perform the operation as defined by the mode field on the  $R_j$  register as the source data. The number of bits that the data will be shifter or rotated (SRC<sub>2</sub>) is determined by either the value in the  $R_k$  register or the immediate value in the instruction word depending on if it is a register-register or register-immediate instruction word. The shift and rotate instruction details are described in Table 3.8.

3.3 Instruction Details 25

Instruction	Mnemonic	Opcode	Mode	Function
Shift right	SRL	0x10	0x0	Shift $R_j$ right logically by $SRC_2$
logical	DIL	OXIO	UXU	bits and store in $R_i$
Shift left logical	SLL	0x10	0x1	Shift $R_j$ left logically by $SRC_2$ bits
Sillit left logical	DLL	OXIO	OXI	and store in $R_i$
Shift right	SRA	0x10	0x2	Shift $R_j$ right arithmetically by
arithmetic	DITA	OXIO	UAZ	$\mathtt{SRC}_2$ bits and store in $\mathtt{R}_i$
Rotate right	RTR	0x10	0x4	Rotate $R_j$ right by $SRC_2$ bits and
1 totate right	NIN.	OXIO	0.4	store in $R_i$
Rotate left	RTL	0x10	0x5	Rotate $R_j$ left by $SRC_2$ bits and
100tate left	NIL.	OXIO	UXO	store in $R_i$
Rotate right	RRC	0x10	0x6	Rotate $R_j$ right through carry by
through carry	nno	OXIO	UXO	$\mathtt{SRC}_2$ bits and store in $\mathtt{R}_i$
Rotate left	DI C	010	0x7	Rotate $R_j$ left through carry by
through carry	RLC	0x10	UXI	$SRC_2$ bits and store in $R_i$

Table 3.8: Shift and Rotate Instruction Details

# Chapter 4

# Custom LLVM Backend Design

This chapter discusses the structure and design of the custom target-specific LLVM backend. Section 4.1 discusses the high-level structure of LLVM and Section 4.2 describes the specific implementation of the custom backend.

# 4.1 Structure and Tools

LLVM is different from most traditional compiler projects because it is not just a collection of individual programs, but rather a collection of libraries. These libraries are all designed using object-oriented programming and are extendable and modular. This along with its three-phase approach (discussed in Section 2.2.4) and its modern code design makes it a very appealing compiler infrastructure to work with. This chapter presents a custom LLVM backend to target the custom CJG RISC CPU, which is explained in detail in Chapter 3.

#### 27

## 4.1.1 Code Generator Design Overview

The code generator is one of the many large frameworks that is available within LLVM. This particular framework provides many classes, methods, and tools to help translate the LLVM IR code into target-specific assembly or machine code [20]. Most of the code base, classes, and algorithms are target-independent and can be used by all of the specific backends that are implemented. The two main target-specific components that comprise a custom backend are the abstract target description, and the abstract target description implementation. These target-specific components of the framework are necessary for every target-architecture in LLVM and the code generator uses them as needed throughout the code generation process.

The code generator is separated into several stages. Prior to the instruction scheduling stage, the code is organized into basic blocks, where each basic block is represented as a directed acyclic graph (DAG). A basic block is defined as a consecutive sequence of statements that are operated on, in order, from the beginning of the basic block to the end without having any possibility of branching, except for at the end [8]. DAGs can be very useful data structures for operating on basic blocks because they provide an easy means to determine which values used in a basic block are used in any subsequent operations. Any value that has the possibility of being used in a subsequent operation, even in a different basic block, is said to be a *live* value. Once a value no longer has a possibility of being used it is said to be a *killed* value.

The high-level descriptions of the stages which comprise the code generator are as follows:

1. **Instruction Selection** — Translates the LLVM IR into operations that can be performed in the target's instruction set. Virtual registers in SSA form are used to

represent the data assignments. The output of this stage are DAGs containing the target-specific instructions.

- 2. **Instruction Scheduling** Determines the necessary order of the target machine instructions from the DAG. Once this order is determined the DAG is converted to a list of machine instructions and the DAG is destroyed.
- 3. **Machine Instruction Optimization** Performs target-specific optimizations on the machine instructions list that can further improve code quality.
- 4. **Register Allocation** Maps the current program, which can use any number of virtual registers, to one that only uses the registers available in the target-architecture. This stage also takes into account different register classes and the calling convention as defined in the ABI.
- 5. **Prolog and Epilog Code Insertion** Typically inserts the code pertaining to setting up (prolog) and then destroying (epilog) the stack frame for each basic block.
- 6. **Final Machine Code Optimization** Performs any final target-specific optimizations that are defined by the backend.
- 7. Code Emission Lowers the code from the machine instruction abstractions provided by the code generator framework into target-specific assembly or machine code.

  The output of this stage is typically either an assembly text file or extendable and linkable format (ELF) object file.

#### 4.1.2 TableGen

One of the LLVM tools that is necessary for writing the abstract target description is TableGen (llvm-tblgen). This tool translates a target description file (.td) into C++

code that is used in code generation. It's main goal is to reduce large, tedious descriptions into smaller and flexible definitions that are easier to manage and structure [21]. The core functionality of TableGen is located in the TableGen backends.<sup>1</sup> These backends are responsible for translating the target description files into a format that can be used by the code generator [22]. The code generator provides all of the TableGen backends that are necessary for most CPUs to complete their abstract target description, however, custom TableGen backends can be written for other purposes.

The same TableGen input code can typically produces a different output depending on the TableGen backend used. The TableGen code shown in Listing 4.1 is used to define each of the CPU registers that are in the CJG architecture. The AsmWriter TableGen backend, which is responsible for creating code to help with printing the target-specific assembly code, generates the C++ code seen in Listing 4.2. However, the RegisterInfo TableGen backend, which is responsible for creating code to help with describing the register file to the code generator, generates the C++ code seen in Listing 4.3.

There are many large tables (such as the one seen on line 7 of Listing 4.2) and functions that are generated from TableGen to help in the design of the custom LLVM backend. Although TableGen is currently responsible for a bulk of the target description, a large amount of C++ code still needs to be written to complete the abstract target description implementation. As the development of LLVM moves forward, the goal is to move as much of the target description as possible into TableGen form [20].

<sup>&</sup>lt;sup>1</sup> Not to be confused with LLVM backends (target-specific code generators)

```
// Special purpose registers
def SR : CJGReg<0, "r0">;
def PC : CJGReg<1, "r1">;
def SP : CJGReg<2, "r2">;

// General purpose registers
foreach i = 3-31 in {
def R#i : CJGReg< #i, "r"##i>;
}
```

Listing 4.1: TableGen Register Set Definitions

```
/// getRegisterName - This method is automatically generated by tblgen
/// from the register set description. This returns the assembler name
/// for the specified register.
const char *CJGInstPrinter::getRegisterName(unsigned RegNo) {
   assert(RegNo && RegNo < 33 && "Invalid register number!");

static const char AsmStrs[] = {
   /* 0 */ 'r', '1', '0', 0,
   /* 4 */ 'r', '2', '0', 0,
   ...
};
...
};</pre>
```

Listing 4.2: TableGen AsmWriter Output

```
namespace CJG {
enum {
NoRegister,
PC = 1,
SP = 2,
R3 = 3,
R3 = 4,
R4 = 5,
...
} // end namespace CJG
```

Listing 4.3: TableGen RegisterInfo Output

## 4.1.3 Clang and llc

Clang is the front end for LLVM which supports C, C++, and Objective C/C++ [23]. Clang is responsible for the functionality discussed in Section 2.2.4.1. The llc tool is the LLVM static compiler which is responsible for the functionality discussed in Section 2.2.4.3. The custom backends written for LLVM are each linked into llc which then compiles LLVM IR code into the target-specific assembly or machine code.

# 4.2 Custom Target Implementation

The custom LLVM backend inherits from and extends many of the LLVM classes. To implement an LLVM backend, most of the files are placed within LLVM's lib/Target/TargetName/ directory, where TargetName is the name of the target architecture as referenced by LLVM. This name is important and must stay consistent throughout the entirety of the backend development as it is used by LLVM internals to find the custom backend. The name for this target architecture was chosen as CJG, therefore, the custom backend is located in lib/Target/CJG/. The "entry point" for CJG LLVM backend is within the CJGMCTargetDescription. This is where the backend is registered with the LLVM TargetRegistry so that LLVM can find and use the backend. The graph shown in Fig. 4.1 gives a clear picture of the classes and files that are a part of the CJG backend.

In addition to the RISC backends that are currently in the LLVM source tree (namely ARM and MSP430), several out-of-tree, work-in-progress backends were used as resources during the implementation of the CJG backend: Cpu0 [24], LEG [25], and RISC-V [26]. The remainder of this section will discuss the details of the implementation of the custom CJG LLVM backend.




Figure 4.1:  ${\tt CJGMCTargetDesc.h}$  Inclusion Graph

## 4.2.1 Abstract Target Description

As discussed in in Section 4.1.2, a majority of the abstract target description is written in TableGen format. The major components of the CJG backend written in TableGen form are the register information, calling convention, special operands, instruction formats, and the complete instruction definitions. In addition to the TableGen components, there are some details that must be written in C++. These components of the abstract target description are described in the following sections.

#### 4.2.1.1 Register Information

The register information is found in CJGRegisterInfo.td. This file defines the register set of the CJG RISC as well as different register classes. This makes it easy to separate registers that may only be able to hold a specific datatype (e.g. integer vs. floating point register classes). Because the CJG architecture does not support floating point operations, the main register class is the general purpose register class. The definition of this class is shown in Listing 4.4. The definition of each individual register is also located in this file and is shown in Listing 4.1.

```
// General purpose registers class
def GPRegs: RegisterClass<"CJG", [i32], 32, (add
(sequence "R%u", 4, 31), SP, R3
)>;
```

Listing 4.4: General Purpose Registers Class Definition

### 4.2.1.2 Calling Conventions

The calling convention definitions describe the part of the ABI which controls how data moves between function calls. The calling convention definitions are defined in CJG-CallingConv.td and the return calling convention definition is shown in Listing 4.5. This definition describes how values are returned from functions. Firstly, any 8-bit or 16-bit values must be converted to a 32-bit value. Then the first 8 return values are placed in registers R24–R31. Any remaining return values would be pushed onto the data stack.

```
//===-----====//
  // CJG Return Value Calling Convention
  //===-----====//
  def RetCC_CJG : CallingConv<[</pre>
    // Promote i8/i16 arguments to i32.
5
    CCIfType<[i8, i16], CCPromoteToType<i32>>,
6
    // i32 are returned in registers R24-R31
8
    CCIfType<[i32], CCAssignToReg<[R24, R25, R26, R27, R28, R29, R30, R31]>>,
9
10
    // Integer values get stored in stack slots that are 4 bytes in
11
    // size and 4-byte aligned.
12
    CCIfType<[i32], CCAssignToStack<4, 4>>
13
  ]>;
14
```

Listing 4.5: Return Calling Convention Definition

#### 4.2.1.3 Special Operands

There are several special types of operands that need to be defined as part of the target description. There are many operands that are pre-defined in TableGen such as i16imm and i32imm (defined in include/llvm/Target/Target.td), however, there are cases where

these are not sufficient. Two examples of special operands that need to be defined are the memory address operand and the jump condition code operand. Both of these operands need to be defined separately because they are not a standard datatype size both and need to have special methods for printing them in assembly. The custom memsrc operand holds both the register and immediate value for the indexed addressing mode (as shown in Table 3.2). These definitions are found in CJGInstrInfo.td and are shown in Listing 4.6. The PrintMethod and EncoderMethod define the names of custom C++ functions to be called when either printing the operand in assembly or encoding the operand in the machine code.

```
// Address operand for indexed addressing mode
def memsrc : Operand<i32> {
    let PrintMethod = "printMemSrcOperand";
    let EncoderMethod = "getMemSrcValue";
    let MIOperandInfo = (ops GPRegs, CJGimm16);
}

// Operand for printing out a condition code.
def cc : Operand<i32> {
    let PrintMethod = "printCCOperand";
}
```

Listing 4.6: Special Operand Definitions

#### 4.2.1.4 Instruction Formats

The instruction formats describe the instruction word formats as per the formats described in Section 3.3 along with some other important properties. These formats are defined in CJGInstrFormats.td. The base class for all CJG instruction formats is shown in Listing 4.7. This is then expanded into several other classes for each type of instruction. For

example, the ALU instruction format definitions for both register-register and register-immediate modes are shown in Listing 4.8.

```
//===----
   // Instruction format superclass
   //===-----====//
   class InstCJG<dag outs, dag ins, string asmstr, list<dag> pattern>
      : Instruction {
5
    field bits<32> Inst;
6
    let Namespace = "CJG";
8
    dag OutOperandList = outs;
    dag InOperandList = ins;
10
    let AsmString
                  = asmstr;
11
    let Pattern = pattern;
12
    let Size = 4;
13
14
    // define Opcode in base class because all instrutions have the same
15
    // bit-size and bit-location for the Opcode
16
    bits<5> Opcode = 0;
17
    let Inst{31-27} = Opcode; // set upper 5 bits to opcode
18
  }
19
20
  // CJG pseudo instructions format
^{21}
   class CJGPseudoInst<dag outs, dag ins, string asmstr, list<dag> pattern>
22
      : InstCJG<outs, ins, asmstr, pattern> {
23
    let isPseudo = 1;
24
    let isCodeGenOnly = 1;
25
  }
26
```

Listing 4.7: Base CJG Instruction Definition

#### 4.2.1.5 Complete Instruction Definitions

The complete instruction definitions inherit from the instruction format classes to complete the TableGen Instruction base class. These complete instructions are defined in CJG-InstrInfo.td. Some of the ALU instruction definitions are shown in Listing 4.9. The multiclass functionality makes it easier to define multiple instructions that are very similar

```
//===----
   // ALU Instructions
   //===-----
   // ALU register-register instruction
5
   class ALU_Inst_RR<bits<5> opcode, dag outs, dag ins, string asmstr,
6
                   list<dag> pattern>
       : InstCJG<outs, ins, asmstr, pattern> {
8
    bits<5> ri; // destination register
10
    bits<5> rj; // source 1 register
11
    bits<5> rk; // source 2 register
12
13
    let Opcode = opcode;
14
    let Inst{26-22} = ri;
15
    let Inst{21-17} = rj;
16
    let Inst{16-12} = rk;
17
    let Inst{11-1} = 0;
     let Inst{0} = 0b0; // control-bit for immediate mode
19
20
21
   // ALU register-immediate instruction
22
   class ALU_Inst_RI<bits<5> opcode, dag outs, dag ins, string asmstr,
23
                   list<dag> pattern>
24
       : InstCJG<outs, ins, asmstr, pattern> {
26
    bits<5> ri; // destination register
27
    bits<5> rj; // source 1 register
28
    bits<16> const; // constant/immediate value
29
30
    let Opcode = opcode;
31
     let Inst{26-22} = ri;
    let Inst{21-17} = rj;
33
     let Inst\{16-1\} = const;
34
     let Inst{0} = 0b1; // control-bit for immediate mode
35
   }
36
```

Listing 4.8: Base ALU Instruction Format Definitions

to each other. In this case the register-register (rr) and register-immediate (ri) ALU instructions are defined within the multiclass. When the defm keyword is used, all of the

classes within the multiclass are defined (e.g. the definition of the ADD instruction on line 23 of Listing 4.9 is expanded into an ADDrr and ADDri instruction definition).

```
//===----===//
   // ALU Instructions
   //===-----
   let Defs = [SR] in {
5
   multiclass ALU<bits<5> opcode, string opstr, SDNode opnode> {
6
     def rr : ALU_Inst_RR<opcode, (outs GPRegs:$ri),</pre>
8
                    (ins GPRegs:$rj, GPRegs:$rk),
9
                    !strconcat(opstr, "\t$ri, $rj, $rk"),
10
                    [(set GPRegs:$ri, (opnode GPRegs:$rj, GPRegs:$rk)),
11
                     (implicit SR)]> {
12
     }
13
14
     def ri : ALU_Inst_RI<opcode, (outs GPRegs:$ri),</pre>
15
                    (ins GPRegs: $rj, CJGimm16: $const),
16
                    !strconcat(opstr, "\t$ri, $rj, $const"),
17
                    [(set GPRegs:$ri, (opnode GPRegs:$rj, CJGimm16:$const)),
18
                     (implicit SR)]> {
19
    }
20
   }
21
22
   defm ADD : ALU<0b01000, "add", add>;
23
   defm SUB : ALU<0b01001, "sub", sub>;
   defm AND : ALU<0b01100, "and", and>;
25
           : ALU<0b01110, "or", or>;
   defm OR
26
           : ALU<0b01111, "xor", xor>;
   defm XOR
27
   defm MUL
           : ALU<0b11010, "mul", mul>;
28
   defm DIV
           : ALU<0b11011, "div", udiv>;
29
30
   } // let Defs = [SR]
```

Listing 4.9: Completed ALU Instruction Definitions

In addition to the opcode, these definitions also contain some other extremely important information for LLVM. For example, consider the ADDri definition. The outs and ins fields on lines 15 and 16 of Listing 4.9 describe the source and destination of each instruction's

outputs and inputs. Line 15 describes that the instruction outputs one variable into the GPRegs register class and it is stored in the class's ri variable (defined on line 10 of Listing 4.8). Line 16 of Listing 4.9 describes that the instruction accepts two operands; the first operand comes from the GPRegs register class while the second is defined by the custom CJGimm16 operand type. The first operand is stored in the class's rj variable and the second operand is stored in the class's rk variable. Line 17 shows the assembly string definition; the opstr variable is passed into the class as a parameter and the class variables are referenced by the '\$' character. Lines 18 and 19 describe the instruction pattern. This is how the code generator eventually is able to select this instruction from the LLVM IR. The opnode parameter is passed in from the third parameter of the defm declaration shown on line 23. The opnode type is an SDNode class which represents a node in the DAG used for instruction selection (called the SelectionDAG). In this example the SDNode is add, which is already defined by LLVM. Some instructions, however, need a custom SDNode implementation. This pattern will be matched if there is an add node in the SelectionDAG with two operands, where one is a register in the GPRegs class and the other a constant. The destination of the node must also be a register in the GPRegs class.

One other detail that is expressed in the complete instruction definitions is the implicit use or definition of other physical registers in the CPU. Consider the simple assembly instruction

where r5 is added to r6 and the result is stored in r4. This instruction is said to define r4 and use r5 and r6. Because all add instructions can modify the status register, this instruction is also said to implicitly define SR. This is expressed in TableGen using the Defs and implicit keywords and can be seen on lines 5, 12, and 19 of Listing 4.9. The implicit use of a register can also be expressed in TableGen using the Uses keyword. This can be

seen in the definition of the jump conditional instruction. Because the jump conditional instruction is dependent on the status register, even though the status register is not an input to the instruction, it is said to implicitly *use* the SR. This definition is shown in Listing 4.10. This listing also shows the use of a custom SDNode class, CJGbrcc, along with the use of the custom cc operand (defined in Listing 4.6).

Listing 4.10: Completed Jump Conditional Instruction Definition

#### 4.2.1.6 Additional Descriptions

There are additional descriptions that have not yet been moved to TableGen and must be implemented in C++. One such example of this is the CJGRegisterInfo struct. The reserved registers of the CPU must be described by a function called getReservedRegs. This function is shown in Listing 4.11.

#### 4.2.2 Instruction Selection

The instruction selection stage of the backend is responsible for translating the LLVM IR code into target-specific machine instructions [20]. This section describes the phases of the of the instruction selector.

```
BitVector CJGRegisterInfo::getReservedRegs(const MachineFunction &MF) const {
    BitVector Reserved(getNumRegs());

Reserved.set(CJG::SR); // status regsiter
Reserved.set(CJG::PC); // program counter
Reserved.set(CJG::SP); // stack pointer

return Reserved;
}
```

Listing 4.11: Reserved Registers Description Implementation

#### 4.2.2.1 SelectionDAG Construction

The first step of this process is to build an illegal SelectionDAG from the input. A SelectionDAG is considered *illegal* if it contains instructions or operands that can not be represented on the target CPU. The conversion from LLVM IR to the initial SelectionDAG is mostly hard-coded and is completed by code generator framework. Consider an example function, myDouble, that accepts an integer as a parameter and returns the input, doubled. The C code implementation for this function, myDouble, is shown in Listing 4.12, and the equivalent LLVM IR code is shown in Listing 4.13.

```
int myDouble(int a) {
   if (a == 0) {
     return 0;
   }
   return a + a;
   }
}
```

Listing 4.12: myDouble C Implementation

As discussed in Section 4.1.1, a separate SelectionDAG is constructed for each basic block of code. As denoted by the labels (entry, if.then, and if.end) in Listing 4.13, there are three basic blocks in this function. The initial SelectionDAGs constructed for each basic block in the myDouble LLVM IR code are shown in Figs. 4.2, 4.3 and 4.4. Each

Listing 4.13: myDouble LLVM IR Code

node of the graph represents an instance of an SDNode class. Each node typically contains an opcode to specify the specific function of the node. Some nodes only store values while other nodes operate on values from connecting nodes. In the SelectionDAG figures, inputs into nodes are enumerated at the top of the node and outputs are drawn at the bottom.

The SelectionDAG can represent both data flow and control flow dependencies. Consider the SelectionDAG shown in Fig. 4.2. The solid arrows (e.g. connecting node t1 and t2) represent a data flow dependency. However, the dashed arrows (e.g. connecting t0 and t2) represent a control flow dependency. Data flow dependencies preserve data that needs to be available for direct use in a future operation, and control flow dependencies preserve the order between nodes that have side effects (such as branching/jumping) [20]. The control flow dependencies are called chain edges and can be seen in the SelectionDAG figures as the dashed arrows connecting from a "ch" node output to the input of their dependent node. A custom dependency sometimes needs to be specified for target-specific operations. These can be specified through glue dependencies which can help to keep the nodes from being separated in scheduling. This can be seen in Fig. 4.3 by the arrow connecting the "glue" output of node t3 to input 2 of node t4. This is necessary because any return values





Figure 4.2: Initial myDouble:entry SelectionDAG



dag-combine1 input for myDouble:if.then

Figure 4.3: Initial myDouble:if.then SelectionDAG




Figure 4.4: Initial  ${\tt myDouble}$ :if.end SelectionDAG

must not be disturbed before the function returns.

#### 4.2.2.2 Legalization

After the SelectionDAG is initially constructed, any LLVM instructions or datatypes that are not supported by the target CPU must be converted, or *legalized*, so that the entire DAG can be represented natively by the target. However, there are some initial optimization passes that occur before legalization. The SelectionDAG for the myDouble:entry basic block prior to legalization but following the initial optimization passes can be seen in Fig. 4.5. Comparing this to the SelectionDAG prior to the optimization (seen in Fig. 4.2) shows that nodes t4, t5, t6, t7, and t9 were combined into nodes t12 and t14.

The legalization passes run immediately following the optimization passes. The legalized SelectionDAG for the myDouble:entry basic block is shown in Fig. 4.6. As an example to show how legalization is implemented, consider the legalization of SelectionDAG nodes t12 and t14 (seen in Fig. 4.5), into nodes t15, t16, and t17 (seen in Fig. 4.6).

Implementing instruction legalization involves both TableGen descriptions and custom C++ code in the backend. Custom SDNodes are first defined in CJGInstrInfo.td. Two custom node definitions are shown in Listing 4.14. Although there are many target-independent SelectionDAG operations that are defined in the LLVM ISDOpcodes.h header file, the instructions for this example require the target-specific operations: CJGISD::CMP (compare) and CJGISD::BR\_CC (conditional branch). These operations are defined in CJG-ISelLowering.h as seen in Listing 4.15. One other requirement is to describe the jump condition codes. This encodes the information described in Table 3.5 and is shown in Listing 4.16.

The implementation for the legalization is written in CJGISelLowering.cpp as part of the custom CJGTargetLowering class (inherited from LLVM's TargetLowering class).




Figure 4.5: Optimized myDouble:entry SelectionDAG




Figure 4.6: Legalized myDouble:entry SelectionDAG

```
def CJGcmp : SDNode<"CJGISD::CMP", SDT_CJGCmp, [SDNPOutGlue]>;
def CJGbrcc : SDNode<"CJGISD::BR_CC", SDT_CJGBrCC, [SDNPHasChain,
SDNPInGlue]>;
```

Listing 4.14: Custom SDNode TableGen Definitions

```
namespace CJGISD {
2 enum NodeType {
3 FIRST_NUMBER = ISD::BUILTIN_OP_END,
4 ...
5 // The compare instruction
6 CMP,
7 
8 // Branch conditional, condition-code
9 BR_CC,
10 ...
11 };
12 }
```

Listing 4.15: Target-Specific SDNode Operation Definitions

```
namespace CJGCC {
     // CJG specific condition codes
     enum CondCodes {
3
                           // unconditional
       COND_U
                   = 0,
4
       COND C
                   = 8,
                           // carry
5
       COND_N
                   = 4,
                           // negative
6
       COND_V
                   = 2,
                          // overflow
       COND_Z
                           // zero
                   = 1,
       COND NC
                   = 7,
                           // not carry
       COND_NN
                   = 11,
                           // not negative
10
                   = 13, // not overflow
       COND_NV
11
       COND_NZ
                   = 14.
                           // not zero
12
       COND_GE
                   = 6,
                           // greater or equal
13
                           // less than
       COND_L
                   = 9,
14
15
       COND_INVALID = -1
16
     };
17
18
```

Listing 4.16: Jump Condition Code Encoding

The custom operations are first specified in the constructor for CJGTargetLowering which causes the method LowerOperation to be called when these custom operations are encountered. LowerOperation is responsible for choosing which class method to call for each custom operation. In this example, the method, LowerBR\_CC, is called. This portion of the legalization implementation is shown in Listing 4.17.

```
SDValue CJGTargetLowering::LowerOperation(SDValue Op, SelectionDAG &DAG) const {
     switch (Op.getOpcode()) {
2
       case ISD::BR CC:
                                     return LowerBR_CC(Op, DAG);
3
4
       default:
5
         llvm_unreachable("unimplemented operand");
6
     }
7
   }
8
9
   SDValue CJGTargetLowering::LowerBR_CC(SDValue Op, SelectionDAG &DAG) const {
10
     SDValue Chain = Op.getOperand(0);
11
     ISD::CondCode CC = cast<CondCodeSDNode>(Op.getOperand(1))->get();
12
                    = Op.getOperand(2);
     SDValue LHS
13
     SDValue RHS
                    = Op.getOperand(3);
14
     SDValue Dest = Op.getOperand(4);
15
               (Op);
     SDLoc dl
16
17
     SDValue TargetCC;
18
     SDValue Flag = EmitCMP(LHS, RHS, TargetCC, CC, dl, DAG);
19
20
     return DAG.getNode(CJGISD::BR_CC, dl, Op.getValueType(),
21
                         Chain, Dest, TargetCC, Flag);
22
   }
23
```

Listing 4.17: Target-Specific SDNode Operation Implementation

The actual legalization occurs within the LowerBR\_CC method. Lines 11–15 of Listing 4.17 show how the SDNode values (the inputs of node t14 of the SelectionDAG shown in Fig. 4.5) are stored into variables. The EmitCMP helper method (called on line 19) returns an SDNode for the CJG::CMP operation and also sets the TargetCC variable to the correct condition code. Once these values are set up, the new target-specific SDNode is created

using the getNode helper method defined in the SelectionDAG class. This node is then returned through the LowerOperation method and finally replaces the original nodes, t12 and t14, with nodes t15, t16, and t17 (as seen in Fig. 4.6).

#### **4.2.2.3** Selection

The select phase is the largest phase within the instruction selection process [20]. This phase is responsible for transforming the legalized SelectionDAG comprised of LLVM and custom operations, into a DAG comprised of target operations. The selection phase is largely dependent on the patterns defined in the compete instruction descriptions (discussed in Section 4.2.1.5). For example, consider the ALU instruction patterns shown on lines 11 and 18 of Listing 4.9, as well as the jump conditional instruction pattern shown on line 6 of Listing 4.10. These patterns are used by the SelectionDAGISel class to select the target-specific instructions. The myDouble DAGs following the selection phase are shown in Figs. 4.7, 4.8, and 4.9.

The ALU patterns matched nodes t1 and t3, from the myDouble:if.then SelectionDAG shown in Fig. 4.3, into nodes t1 and t5, which are seen in the DAG shown in Fig. 4.8. Node t3 of the myDouble:if.end SelectionDAG shown in Fig. 4.4 was also matched by the ALU patterns. The target-independent "add" operation was replaced by the target-specific "ADDrr" operation, which is seen in node t3 of the DAG shown in Fig. 4.9. The custom "CJGISD::CMP" and "CJGISD::BR\_CC" operations in nodes t16 and t17 of the SelectionDAG shown in Fig. 4.6 were also matched. The resulting, target-specific "CMPri" and "JCC" operations can be seen in nodes t16 and t17 of the DAG shown in Fig. 4.7. After the completion of this phase, all SDNode operations represent target instructions and the DAG is ready for scheduling.




Figure 4.7: Selected myDouble:entry SelectionDAG




Figure 4.8: Selected myDouble:if.then SelectionDAG




Figure 4.9: Selected myDouble:if.end SelectionDAG

#### 4.2.2.4 Scheduling

The scheduling phase is responsible for transforming the DAG of target instructions into a list of machine instructions (represented by instances of the MachineInstr class). The scheduler can order the instructions depending on constraints such as minimizing register usage or reducing overall program latency [20]. Once the list of machine instructions has been finalized, the DAG is destroyed. The scheduled list of machine instructions for the myDouble function can be seen in Listing 4.18.

```
BB#0: derived from LLVM BB %entry
       Live Ins: %R4
2
       %vreg0<def> = COPY %R4; GPRegs:%vreg0
3
       CMPri %vreg0, 0, %SR<imp-def>; GPRegs:%vreg0
4
       JCC <BB#2>, 14, %SR<imp-use>
5
       JMP <BB#1>
6
   BB#1: derived from LLVM BB %if.then
       Predecessors according to CFG: BB#0
       %vreg2<def> = CPYri 0; GPRegs:%vreg2
10
       %R24<def> = COPY %vreg2; GPRegs:%vreg2
11
       RET %R24<imp-use>
12
13
   BB#2: derived from LLVM BB %if.end
14
       Predecessors according to CFG: BB#0
15
       %vreg1<def> = ADDrr %vreg0, %vreg0, %SR<imp-def,dead>;
16
                      GPRegs: %vreg1, %vreg0, %vreg0
17
       %R24<def> = COPY %vreg1; GPRegs:%vreg1
18
       RET %R24<imp-use>
19
```

Listing 4.18: Initial myDouble Machine Instruction List

# 4.2.3 Register Allocation

This phase of the backend is responsible for eliminating all of the virtual registers from the list of machine instructions and replacing them with physical registers. For a simple RISC machine there is typically very little customization required for functional register allocation. The main algorithm used in this phase is called the "greedy register allocator." The main benefit to this algorithm is that it allocates the largest ranges of live variables first [27]. When there are live variables that cannot be assigned to a register because there are none available, they are *spilled* to memory. Then instead of using a physical register, load and store instructions are inserted into the list of machine instructions before and after the value is used. The final list of machine instructions for the myDouble function can be seen in Listing 4.19. The final register mapping is shown in Table 4.1. Once all of the virtual registers have been eliminated, the code can be emitted to the target language.

```
BB#0: derived from LLVM BB %entry
       Live Ins: %R4 %SR
2
       PUSH %SR<kill>, %SP<imp-def>
3
       CMPri %R4, 0, %SR<imp-def>
       JCC <BB#1>, 1, %SR<imp-use>
5
   BB#2: derived from LLVM BB %if.end
7
       Live Ins: %R4
       Predecessors according to CFG: BB#0
       %R24<def> = ADDrr %R4<kill>, %R4, %SR<imp-def,dead>
10
       %SR<def> = POP %SP<imp-def>
11
       RET %R24<imp-use>
12
13
   BB#1: derived from LLVM BB %if.then
14
       Predecessors according to CFG: BB#0
15
       R24<def> = CPYri 0
       %SR<def> = POP %SP<imp-def>
17
       RET %R24<imp-use>
18
```

Listing 4.19: Final myDouble Machine Instruction List

Virtual Register	Physical Register
%vreg0	%R4
%vreg1	%R24
%vreg2	%R24

Table 4.1: Register Map for myDouble

#### 4.2.4 Code Emission

The final phase of the backend is to emit the machine instruction list as either targetspecific assembly code (emitted by the assembly printer) or machine code (emitted by the object writer).

#### 4.2.4.1 Assembly Printer

Printing assembly code requires the implementation of several custom classes. The CJG-AsmPrinter class represents the pass that is run for printing the assembly code. The CJGMCAsmInfo class defines some basic static information to be used by the assembly printer, such as defining the string used for comments:

CommentString = "//";

The CJGInstPrinter class holds most of the important functions used when printing the assembly. It imports the C++ code that is automatically generated from the AsmWriter TableGen backend and specifies additional required methods. One such method is the printMemSrcOperand which is responsible for printing the custom memsrc operand defined in Listing 4.6. The implementation for this method is shown in Listing 4.20. The method operates on the MCInst class abstraction and outputs the correct string representation for the operand. The final assembly code for the myDouble function is shown in Listing 4.21. The assembly printer adds helpful comments and also comments out the label of any basic block that is not used as a jump location in the assembly code.

```
// Print a memsrc (defined in CJGInstrInfo.td)
   // This is an operand which defines a location for loading or storing which
   // is a register offset by an immediate value
   void CJGInstPrinter::printMemSrcOperand(const MCInst *MI, unsigned OpNo,
                                                 raw_ostream &O) {
     const MCOperand &BaseAddr = MI->getOperand(OpNo);
6
     const MCOperand &Offset = MI->getOperand(OpNo + 1);
     assert(Offset.isImm() && "Expected immediate in displacement field");
10
     0 << "M[";</pre>
11
     printRegName(0, BaseAddr.getReg());
12
     unsigned OffsetVal = Offset.getImm();
13
     if (OffsetVal) {
14
       0 << "+" << Offset.getImm();</pre>
15
     }
16
     0 << "]";
17
   }
18
```

Listing 4.20: Custom printMemSrcOperand Implementation

```
// @myDouble
   myDouble:
   // BB#0:
                                               // %entry
       push r0
        cmp
             r4, 0
        jeq BBO_1
   // BB#2:
                                               // %if.end
       add r24, r4, r4
       pop r0
       ret
9
   BB0_1:
                                              // %if.then
10
        cpy r24, 0.
11
       pop r0
12
       ret
13
```

Listing 4.21: Final myDouble Assembly Code

### 4.2.4.2 ELF Object Writer

The custom machine code is emitted in the form of an ELF object file. As with the assembly printer, several custom classes need to be implemented for emitting machine code. The

CJGELFObjectWriter class mostly serves as a wrapper to its base class, the MCELFObject-TargetWriter, which is responsible for properly formatting the ELF file. The CJGMCCode-Emitter class contains most of the important functions for emitting the machine code. It imports the C++ code that is automatically generated from the CodeEmitter TableGen backend. This backend handles a majority of the bit-shifting and formatting required to encode the instructions as seen in Section 4.2.1.4. The CJGMCCodeEmitter class also is responsible for encoding custom operands, such as the memsrc operand defined in Listing 4.6. The implementation of the method responsible for encoding this custom operand, named getMemSrcValue, can be seen in Listing 4.22.

```
// Encode a memsrc (defined in CJGInstrInfo.td)
   // This is an operand which defines a location for loading or storing which
   // is a register offset by an immediate value
   unsigned CJGMCCodeEmitter::getMemSrcValue(const MCInst &MI, unsigned OpIdx,
                                               SmallVectorImpl<MCFixup> &Fixups,
5
                                               const MCSubtargetInfo &STI) const {
     unsigned Bits = 0;
     const MCOperand &RegOp = MI.getOperand(OpIdx);
     const MCOperand &ImmOp = MI.getOperand(OpIdx + 1);
     Bits |= (getMachineOpValue(MI, RegOp, Fixups, STI) << 16);</pre>
10
     Bits |= (unsigned)ImmOp.getImm() & Oxffff;
11
     return Bits;
12
   }
13
```

Listing 4.22: Custom getMemSrcValue Implementation

The custom memsrc operand represents 21 bits of data: 5 bits are required for the register encoding and another 16 bits for the immediate value. These are stored in a single value and then later separated by code automatically generated from TableGen. The usage of this custom operand can be seen in Listing 4.23, which shows instruction format definition for the load and store instructions (as specified in Section 3.3.1). Line 7 shows the declaration, line 11 shows the bits used for the register value, and line 13 shows the

bits used for the immediate value. The CodeEmitter TableGen backend for this definition produces the C++ code seen in Listing 4.24. This code is used when writing the machine code for the load instruction. Line 6 shows the usage of the custom getMemSrcValue method. Line 7 masks off everything except the register bits and shifts it into the proper place in the instruction word, and line 8 does the same but for the 16-bit immediate value instead.

```
class LS_Inst<br/>bits<5> opcode, dag outs, dag ins, string asmstr,
                     list<dag> pattern>
2
        : InstCJG<outs, ins, asmstr, pattern> {
3
4
     bits<5> ri;
5
     bits<1> control;
     bits<21> addr;
     let Opcode = opcode;
     let Inst{26-22} = ri;
10
     let Inst\{21-17\} = addr\{20-16\}; // rj
11
     let Inst{16} = control;
12
     let Inst\{15-0\} = addr\{15-0\};
13
   }
14
```

Listing 4.23: Base Load and Store Instruction Format Definitions

```
case CJG::LD: {
    // op: ri
    op = getMachineOpValue(MI, MI.getOperand(0), Fixups, STI);
    Value |= (op & UINT64_C(31)) << 22;
    // op: addr
    op = getMemSrcValue(MI, 1, Fixups, STI);
    Value |= (op & UINT64_C(2031616)) << 1;
    Value |= op & UINT64_C(65535);
    break;
}</pre>
```

Listing 4.24: CodeEmitter TableGen Backend Output for Load

The target-specific machine instructions are placed into the ".text" section of the ELF

object file. Using a custom ELF parser and custom disassembler for the CJG architecture (described in Section 5.3), the resulting disassembly from the ELF object file can viewed. The disassembly and machine code (shown as a Verilog memory file) for the myDouble function is shown in Listings 4.25 and 4.26. This shows that the assembly code produced by the assembly printer (as shown in Listing 4.21) is equivalent to the machine code produced by the object writer.

```
r0
                                             // @00000000 00
               push
1
               cmp
                        r4, 0
                                              // @00000004 01
2
                        label_0
                                                 @00000008 18
               jeq
                        r24, r4, r4
                                              // @0000000C 00
               add
               pop
                        r0
                                             // @00000010 00
                                                 @00000014 00
               ret
  label_0:
                        r24, 0
                                                 @00000018 00
               сру
                                             // @0000001C 00
                        r0
               pop
                                             // @00000020 00
               ret
```

Listing 4.25: Disassembled myDouble Machine Code

```
@0000000 18000000
                        //
                                             r0
                                     push
  @00000004 50080001
                                             r4, 0
                        //
                                     cmp
2
  @00000008 28050018
                        //
                                             label_0
                                     jeq
  @0000000C 46084000
                        //
                                             r24, r4, r4
                                     add
  @00000010 20000000
                        //
                                             r0
                                     pop
  @00000014 38000000
                        //
                                     ret
                        // label_0: cpy
  @00000018 16010000
                                             r24, 0
  @0000001C 20000000
                        //
                                             r0
                                     pop
  @00000020 38000000
                        //
                                     ret
```

Listing 4.26: myDouble Machine Code

## Chapter 5

## Tests and Results

This chapter discusses the tests and results from the implementation of the custom CJG RISC CPU and LLVM backend and describes custom tools created to support the project.

#### 5.1 LLVM Backend Validation

To test the functionality of the LLVM backend code generation, several programs written in either C or LLVM IR were compiled for the CJG RISC. Although there is a custom assembler that targets the CJG RISC and a majority of generated assembly code is correctly printed to a format that is compatible with the CJG assembler, there is some functionality that the CJG assembler does not support. This leads to some input code sequences that yield assembly code not supported by the CJG assembler. Because of this issue, most of the programs simulated on the CJG RISC CPU were taken from the compiled ELF object files which were then disassembled for easier debugging.

To simulate the CPU, a suite of tools from Cadence (Incisive) is used to simulate the CPU Verilog code for verification and viewing the simulation waveforms. The Synopsys

tools are then used to synthesize the CPU Verilog code. The resulting gate level netlist is then simulated and verified. A simple testbench instantiates the CJG RISC CPU and the two memory models (described in Section 3.1.3). The \$readmemh Verilog function is used in the testbench to initialize the program memory with the machine code from the ELF object file. An intermediate tool, elf2mem (discussed in Section 5.3), is used to extract the machine code from the ELF file and write it to the format required by \$readmemh. Additionally, the CJG disassembler is used to modify the generated code to make it more friendly to the simulation environment.

For example, consider the myDouble function that was discussed throughout Chapter 4. The code generated from the custom backend that is shown in Listing 4.25 was modified slightly, and the new code is shown in Listing 5.1. The first code modification made was inserting the instruction on line 2; this instruction loads r4 from the CPU's GPIO input port, which is memory mapped to address 0xFFF0. This allows different input values to be set from the testbench. The other modification made was to remove the return instructions and instead jump to the done label seen on line 10. This writes the result from r24 to the CPU's GPIO output port so that the return value can be observed from the testbench. For this example, the testbench set the GPIO input as 0xC (12). The simulation was run using NCSim and viewed in Cadence SimVision; the resulting waveform can be seen in Fig. 5.1. The simulation shows that the GPIO output is correctly set to 0x18 (24), which is double 0xC, just before the 160,000 ps time mark.

Although this simple program successfully compiles and simulates successfully on the CPU, the backend is still not fully complete and has some errors when generating code for certain code sequences. One such example of this is the usage of datatypes that are not int, such as short int, and char, or more specifically, i16, i8, and i1 as defined by LLVM [28]. These smaller datatypes need to be sign extended when loaded from memory, and




Figure 5.1: myDouble Simulation Waveform

```
r0
                                           // @00000000 00
            push
             ld
                     r4, M[0xFFF0]
                     r4, 0
                                           // @00000004 01
             cmp
             jeq
                     label_0
                                              @00000008 18
                     r24, r4, r4
                                              @000000C 00
             add
                     r0
                                              @00000010 00
             pop
                     done
             jmp
label_0:
                     r24, 0
                                           // @00000018 00
             сру
                                              @000001C 00
                     r0
             pop
                     M[0xFFF0], r24
             st
done:
```

Listing 5.1: Modified myDouble Assembly Code

the CJG architecture does not implement any sign extension instructions. It is possible to describe how to perform sign extension in the instruction lowering process of the backend (discussed in Section 4.2.2.2), however, this is not fully implemented. Another example of code that is not supported involves stack operations. Even though the data stack within the CJG CPU is accessible by using a stack pointer, the stack data is not located within the memory space. This causes some complications in the backend involving stack operations, the stack pointer, and the stack frame, that are not completely resolved.

### 5.2 CPU Implementation

The CJG RISC CPU is designed using the Verilog HDL at the register transfer level (RTL) and synthesized using Synopsys Design Compiler with a 65 nm technology node from TSMC. The synthesis step is what transforms the RTL into a gate level netlist, which is a physical description of the hardware consisting of logic gates, standard cells, and their connections [29]. Two different synthesis options are used: RTL logic synthesis, and design for testability (DFT) synthesis using a full-scan methodology for test structure insertion, which inserts scan chains throughout the design. This section shows the results from each

Cell	Global Cell Area		Local Cell Area $(\mu m^2)$	
Cen	Absolute	Percent	Combinational	Noncombinational
	Total $(\mu m^2)$	Total		
cjg_risc	94941.7219	100.0	11184.4803	15004.0802
cjg_alu	11650.3200	12.3	629.2800	0.0000
cjg_call_stack	24469.9207	25.8	6775.2000	17694.7207
cjg_clkgen	30.6000	0.0	14.7600	15.8400
cjg_data_stack	26258.4005	27.7	3886.5601	22371.8404
cjg_shifter	4805.6401	5.1	4805.6401	0.0000

Table 5.1: Pre-scan Netlist Area Results

Internal (mW)	Switching (mW)	Leakage $(\mu W)$	Total (mW)
7.6935	0.1759	3.1975	7.8729

Table 5.2: Pre-scan Netlist Power Results

of these synthesis passes. A system clock frequency of 1 GHz was used, resulting in an effective phase clock frequency of 250 MHz.

### 5.2.1 Pre-scan RTL Synthesis

The hierarchical area distribution report results for the pre-scan netlist are shown in Table 5.1. The total area of the design is the absolute total area of the cjg\_risc module: 94941.7219  $\mu m^2$ . The total gate count of a cell is calculated by dividing the cell's total area by the area of the NAND2 standard cell (1.44  $\mu m^2$ ). This synthesis pass yields about 65932 gates in the CPU. The results from the power report are shown in Table 5.2.

### 5.2.2 Post-scan DFT Synthesis

The post-scan synthesis pass and the pre-scan synthesis pass yield very similar results. The hierarchical area distribution report results for the post-scan netlist are shown in Table 5.3. The total gate count of the CPU in the post-scan netlist the same as the pre-scan netlist,

5.3 Additional Tools 67

Cell	Global Cell Area		Local Cell Area $(\mu m^2)$	
Cen	Absolute	Percent	Combinational	Noncombinational
	Total $(\mu m^2)$	Total		
cjg_risc	94912.9219	100.0	11180.1603	14996.1602
cjg_alu	11633.7600	12.3	629.2800	0.0000
cjg_call_stack	24469.9207	25.8	6775.2000	17694.7207
cjg_clkgen	30.6000	0.0	14.7600	15.8400
cjg_data_stack	26258.4005	27.7	3886.5601	22371.8404
cjg_shifter	4805.6401	5.1	4805.6401	0.0000

Table 5.3: Post-scan Netlist Area Results

Internal (mW)	Switching (mW)	Leakage $(\mu W)$	Total (mW)
7.6918	0.1759	3.1954	7.8711

Table 5.4: Post-scan Netlist Power Results

about 65932 gates. The results from the power report are shown in Table 5.2.

### 5.3 Additional Tools

This section discusses several other tools that were created or used throughout the design and implementation process of the CJG RISC and custom LLVM backend.

### 5.3.1 Clang

As discussed in Section 4.1.3, Clang is responsible for the front end actions of LLVM, however, a user compiling C code only needs to worry about clang because it links against the target-specific backends. Clang was used to output LLVM IR code from C code throughout the development of the backend. Even though most of code used for testing the backend throughout the development process was written in C, it was all manually converted into LLVM IR code by Clang before passing it into llc.

5.3 Additional Tools 68

#### 5.3.2 ELF to Memory

The ELF to memory (elf2mem) tool is a Python tool written to extract a binary section from an ELF file and output the binary in a format that is readable by the Verilog \$readmem function. This tool was written so any ELF object files that are emitted from the custom LLVM backend can be read by the testbench and simulated on the CPU.

#### 5.3.3 Assembler

The assembler was originally written for a different 32-bit RISC CPU; however, the architectures are similar and most of the assembler was re-used for this design. The assembler was heavily used during the implementation of the CJG RISC to verify that the CPU was functioning properly. Depending on the specific test, the assembly programs simulated on the CPU were either verified by visual inspection using SimVision or verified automatically using the testbench. Although there are frameworks within LLVM to create a target-specific assembler, the custom assembler was used instead because it was already mostly complete.

#### 5.3.4 Disassembler

The disassembler was written when debugging the ELF object writer in the custom backend. This tool was fairly easy to write because it makes use of many of the classes found in the assembler. The disassembler reads in a memory file and outputs valid assembly code. When using this to debug ELF object files, the files were first converted to memory files using elf2mem and then disassembled using this tool.

# Chapter 6

## Conclusions

This chapter discusses future work that could be completed as well as the conclusions from this project.

#### 6.1 Future Work

Compiler backends can always be improved upon and optimized. Even the LLVM backends currently located in the source tree (e.g. ARM and x86) that are considered completed are still receiving changes and improvements. To consider the LLVM backend for the CJG RISC CPU completed, the code generator would need to be able to support a majority of LLVM IR capabilities. In addition to making it possible to generate code from any valid LLVM IR input, target-specific optimization passes to increase machine code efficiency and quality should be implemented as well. The only optimization passes currently implemented are the target-independent optimizations included in the LLVM code generator framework. Lastly, the CJG backend should be fully integrated into Clang, eliminating the need to call llc and allowing C code to be compiled directly into CJG assembly or machine

code.

### 6.2 Project Conclusions

This paper describes the process of designing and implementing a custom 32-bit RISC CPU along with writing a custom LLVM compiler backend. Although compiler research is popular in computer science, the research generally is focused on the front end or optimization passes. Even when there is research focused on the backend of compilers, it typically is focused on the GCC project and not LLVM.

The custom RISC CPU was designed in Verilog and operates as a standard 4-stage pipeline. The goal was to create a simple enough RISC CPU that could be easily described for a compiler, while still retaining enough complexity to allow for sophisticated program execution. Although the custom CPU was fairly complete, there were still design choices that made the implementation of LLVM backend more complicated than needed, such as choosing a hardware data stack design instead of a memory based stack.

The custom compiler backend was written using the LLVM compiler infrastructure project. Although most CPU architectures are supported by the code generator in GCC, there are few that are supported by LLVM. The custom compiler backend was written using LLVM for its modern code design and to explore if there is a good reason for its lack of popularity in the embedded CPU community. Although implementing the custom LLVM backend to its current state was a difficult process, there does not seem to be a valid reason for its lack of popularity as a compiler. As more communities experiment with backends in LLVM and discover how modern and organized the project is, its popularity should rapidly increase, not only for the betterment of the embedded CPU community, but for everyone that relies on using a compiler.

- T. Jamil. RISC versus CISC. *IEEE Potentials*, 14(3):13–16, Aug 1995. doi:10.1109/ 45.464688.
- [2] ARM. ARM and Thumb-2 Instruction Set, M edition, Sept 2008.
- [3] Intel Corporation. Intel 64 and IA-32 Architectures Software Developer's Manual, volume 2 edition, July 2017.
- [4] Xavier Leroy. How I Found a Bug in Intel Skylake Processors, July 2017. URL: http://gallium.inria.fr/blog/intel-skylake-bug/.
- [5] R. P. Colwell, C. Y. I. Hitchcock, E. D. Jensen, H. M. Brinkley Sprunt, and C. P. Kollar. Instruction sets and beyond: Computers, complexity, and controversy. *Computer*, 18(9):8–19, Sept 1985. doi:10.1109/MC.1985.1663000.
- [6] H. El-Aawar. An application of complexity measures in addressing modes for CISCand RISC-architectures. In 2008 IEEE International Conference on Industrial Technology, pages 1–7, April 2008. doi:10.1109/ICIT.2008.4608682.
- [7] E. Blem, J. Menon, and K. Sankaralingam. Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures. In 2013 IEEE 19th In-

ternational Symposium on High Performance Computer Architecture (HPCA), pages 1–12, Feb 2013. doi:10.1109/HPCA.2013.6522302.

- [8] Alfred V Aho, Ravi Sethi, and Jeffrey D Ullman. *Compilers: Principles, Techniques, and Tools*, volume 2. Addison-Wesley Publishing Company, 2007.
- [9] L. Ghica and N. Tapus. Optimized retargetable compiler for embedded processors - GCC vs LLVM. In 2015 IEEE International Conference on Intelligent Computer Communication and Processing (ICCP), pages 103–108, Sept 2015. doi:10.1109/ ICCP.2015.7312613.
- [10] Jack W. Davidson and Christopher W. Fraser. Code selection through object code optimization. *ACM Trans. Program. Lang. Syst.*, 6(4):505–526, October 1984. URL: http://doi.acm.org/10.1145/1780.1783, doi:10.1145/1780.1783.
- [11] William Von Hagen. The Definitive Guide to GCC. Apress, 2011.
- [12] GCC open source compiler for MSP microcontrollers. URL: http://www.ti.com/tool/msp430-gcc-opensource.
- [13] Chris Lattner. LLVM: An infrastructure for multi-stage optimization. Master's thesis, Computer Science Dept., University of Illinois at Urbana-Champaign, Urbana, IL, Dec 2002.
- [14] Chris Lattner. The name of LLVM, Dec 2011. URL: http://lists.llvm.org/pipermail/llvm-dev/2011-December/046445.html.
- [15] Michael Larabel. Google now uses Clang as their production compiler for Chrome Linux builds, Nov 2014. URL: http://www.phoronix.com/scan.php?page=news\_item&px=MTgOMTk.

[16] Brooks Davis. HEADS UP: Clang now the default on x86, Nov 2012. URL: https://lists.freebsd.org/pipermail/freebsd-current/2012-November/037610.html.

- [17] Vikram Adve, Chris Lattner, Michael Brukman, Anand Shukla, and Brian Gaeke. LLVA: A Low-level Virtual Instruction Set Architecture. In *Proceedings of the 36th annual ACM/IEEE international symposium on Microarchitecture (MICRO-36)*, San Diego, California, Dec 2003.
- [18] V. Iyer, A. Kanitkar, P. Dasgupta, and R. Srinivasan. Preventing overflow attacks by memory randomization. In 2010 IEEE 21st International Symposium on Software Reliability Engineering, pages 339–347, Nov 2010. doi:10.1109/ISSRE.2010.22.
- [19] Alan M Turing. On computable numbers, with an application to the entscheidungsproblem. *Proceedings of the London Mathematical Society*, 42(2):230–265, 1936.
- [20] LLVM Project. The LLVM target-independent code generator, 2017. URL: http://llvm.org/docs/CodeGenerator.html.
- [21] LLVM Project. TableGen, 2017. URL: http://llvm.org/docs/TableGen/index.html.
- [22] LLVM Project. TableGen backends, 2017. URL: http://llvm.org/docs/TableGen/BackEnds.html.
- [23] LLVM Project. Clang: a C language family frontend for LLVM, 2017. URL: http://clang.llvm.org.
- [24] Chen Chung-Shu. Creating an LLVM backend for the Cpu0 architecture, 2016. URL: http://jonathan2251.github.io/lbd/index.html.

[25] Fraser Cormack and Pierre-André Saulais. Building an LLVM backend, Oct 2014. URL: http://llvm.org/devmtg/2014-10/Slides/ Cormack-BuildingAnLLVMBackend.pdf.

- [26] Alex Bradbury. RISC-V Backend, Aug 2016. URL: http://lists.llvm.org/pipermail/llvm-dev/2016-August/103748.html.
- [27] Jakob Stoklund. Greedy register allocation in LLVM 3.0, Sept 2011. URL: http://blog.llvm.org/2011/09/greedy-register-allocation-in-llvm-30.html.
- [28] LLVM Project. LLVM language reference manual, 2017. URL: https://llvm.org/docs/LangRef.html.
- [29] Sarah L. Harris and David Money Harris. Digital Design and Computer Architecture: ARM Edition. Morgan Kaufmann, 2016.

# Appendix I

## Guides

### I.1 Building LLVM-CJG

This guide will walk through downloading and building the LLVM tools from source. The paths are relative to the directory you decide to use when starting the guide, unless otherwise specified. At the time of this writing, the working repository for this backend can be found in the <code>llvm-cjg</code> repository hosted at <a href="https://github.com/connorjan/llvm-cjg">https://github.com/connorjan/llvm-cjg</a>, and additional information may be posted to <a href="https://connorgoldberg.com">https://connorgoldberg.com</a>.

### I.1.1 Downloading LLVM

Even though the working source tree is version controlled through SVN, an official mirror is hosted on GitHub which is what will be used for this guide.

- 1. Clone the repository into the src directory: \$ git clone https://github.com/llvm-mirror/llvm.git src
- 2. Checkout the LLVM 4.0 branch:

```
$ cd src
$ git fetch
$ git checkout release_40
$ cd ..
```

#### I.1.2 Importing the CJG Source Files

Along with this paper should be a directory named CJG. This is the directory that contains all of code specific to the CJG backend. Copy this directory into the LLVM lib/Target directory:

```
$ cp -r CJG src/lib/Target/
```

#### I.1.3 Modifying Existing LLVM Files

Some files in the root of the LLVM tree need to be modified so that the CJG backend can be found and built correctly. Run

```
$ cd src
so the diff paths are relative to the root of the LLVM source repository.
```

1. Add CJG to the root cmake configuration:

```
CMakeLists.txt

-- a/CMakeLists.txt
++ b/CMakeLists.txt
(00 -326,8 +326,9 00 set(LLVM_ALL_TARGETS

AMDGPU

ARM

BPF
+ CJG

Hexagon

Lanai

Mips

MSP430

NVPTX
```

2. Add cjg to the Triple::ArchType enum:

3. Add EM\_CJG to the ELF Machine enum:

4. Add cjg to the Triple class:

```
lib/Support/Triple.cpp
diff --git a/lib/Support/Triple.cpp b/lib/Support/Triple.cpp
-- a/lib/Support/Triple.cpp
++ b/lib/Support/Triple.cpp
@@ -69,6 +69,7 @@ StringRef Triple::getArchTypeName(ArchType Kind) {
                        return "wasm64";
  case renderscript32: return "renderscript32";
  case renderscript64: return "renderscript64";
+ case cjg:
                      return "cjg";
  llvm_unreachable("Invalid ArchType!");
@@ -140,6 +142,7 @@ StringRef Triple::getArchTypePrefix(ArchType Kind) {
  case riscv32:
case riscv64: return "riscv";
+ case cjg: return "cjg";
  }
@@ -298,6 +302,7 @@ Triple::ArchType Triple::getArchTypeForLLVMName(StringRef
\hookrightarrow Name) {
    .Case("wasm64", wasm64)
    .Case("renderscript32", renderscript32)
    .Case("renderscript64", renderscript64)
    .Case("cjg", cjg)
```

```
.Default(UnknownArch);
}
@@ -412,6 +418,7 @@ static Triple::ArchType parseArch(StringRef ArchName) {
    .Case("wasm64", Triple::wasm64)
    .Case("renderscript32", Triple::renderscript32)
    .Case("renderscript64", Triple::renderscript64)
   .Case("cjg", Triple::cjg)
    .Default(Triple::UnknownArch);
 // Some architectures require special parsing logic just to compute the
@@ -640,6 +648,7 @@ static Triple::ObjectFormatType getDefaultFormat(const Triple
case Triple::wasm32:
  case Triple::wasm64:
  case Triple::xcore:
+ case Triple::cjg:
   return Triple::ELF;
 case Triple::ppc:
@@ -1172,6 +1182,7 @@ static unsigned
→ getArchPointerBitWidth(llvm::Triple::ArchType Arch) {
  case llvm::Triple::shave:
  case llvm::Triple::wasm32:
  case llvm::Triple::renderscript32:
+ case llvm::Triple::cjg:
   return 32;
  case llvm::Triple::aarch64:
@@ -1251,6 +1263,7 @@ Triple Triple::get32BitArchVariant() const {
  case Triple::shave:
  case Triple::wasm32:
  case Triple::renderscript32:
+ case Triple::cjg:
    // Already 32-bit.
   break;
@@ -1288,6 +1302,7 @@ Triple Triple::get64BitArchVariant() const {
  case Triple::xcore:
  case Triple::sparcel:
 case Triple::shave:
+ case Triple::cjg:
   T.setArch(UnknownArch);
   break;
@@ -1373,6 +1389,7 @@ Triple Triple::getBigEndianArchVariant() const {
  // drop any arch suffixes.
  case Triple::arm:
  case Triple::thumb:
```

```
+ case Triple::cjg:
    T.setArch(UnknownArch);
    break;

@@ -1458,6 +1476,7 @@ bool Triple::isLittleEndian() const {
    case Triple::tcele:
    case Triple::renderscript32:
    case Triple::renderscript64:
+ case Triple::cjg:
    return true;
    default:
    return false;
```

5. Add CJG to the cmake Target build configuration:

```
lib/Target/LLVMBuild.txt

-- a/lib/Target/LLVMBuild.txt
+- b/lib/Target/LLVMBuild.txt
(@0 -24,7 +24,8 @0 subdirectories =

AArch64
AVR
BPF
+ CJG
Lanai
Hexagon
MSP430
NVPTX
```

Run

\$ cd ..

to return to the root working directory of the guide.

### I.1.4 Importing Clang

If you are only using LLVM IR then you can skip this step and go to Section I.1.5. If you want to be able to use C code:

- 1. Change your current directory into the LLVM tools directory:
  - \$ cd src/tools
- 2. Clone the Clang repository from GitHub:
  - \$ git clone https://github.com/llvm-mirror/clang.git

3. Checkout the Clang 4.0 branch:

```
$ cd clang
$ git fetch
$ git checkout release_40
```

Now link the CJG backend into Clang (note: the diff paths are relative the root of the Clang repository):

1. Add the CJGTargetInfo class to Targets.cpp:

```
diff --git a/lib/Basic/Targets.cpp b/lib/Basic/Targets.cpp
-- a/lib/Basic/Targets.cpp
++ b/lib/Basic/Targets.cpp
@@ -8587,6 +8587,59 @@ public:
      }
  };
+ class CJGTargetInfo : public TargetInfo {
+ public:
      CJGTargetInfo(const llvm::Triple &Triple, const TargetOptions &):
          TargetInfo(Triple) {
+
              BigEndian = false;
              NoAsmVariants = true;
              LongLongAlign = 32;
              SuitableAlign = 32;
              DoubleAlign = LongDoubleAlign = 32;
              SizeType = UnsignedInt;
              PtrDiffType = SignedInt;
              IntPtrType = SignedInt;
              WCharType = UnsignedChar;
              WIntType = UnsignedInt;
              UseZeroLengthBitfieldAlignment = true;
              resetDataLayout("e-m:e-p:32:32-i1:8:32-i8:8:32-i16:16:32-i64:32"
                "-f64:32-a:0:32-n32");
          }
      void getTargetDefines(const LangOptions &Opts,
                            MacroBuilder &Builder) const override {}
      ArrayRef<Builtin::Info> getTargetBuiltins() const override {
        return None;
      }
      BuiltinVaListKind getBuiltinVaListKind() const override {
          return TargetInfo::VoidPtrBuiltinVaList;
      }
```

```
const char *getClobbers() const override {
         return "";
     }
+
     ArrayRef<const char *> getGCCRegNames() const override {
+
       return None;
     ArrayRef<TargetInfo::GCCRegAlias> getGCCRegAliases() const override {
         return None;
     bool validateAsmConstraint(const char *&Name,
                             TargetInfo::ConstraintInfo &Info) const override {
         return false;
     }
     int getEHDataRegisterNumber(unsigned RegNo) const override {
        // RO=ExceptionPointerRegister R1=ExceptionSelectorRegister
         return -1;
     }
+
+ };
 } // end anonymous namespace
 //===----====//
@@ -9044,4 +9097,7 @@ static TargetInfo *AllocateTarget(const llvm::Triple
case llvm::Triple::renderscript64:
     return new LinuxTargetInfo<RenderScript64TargetInfo>(Triple, Opts);
   case llvm::Triple::cjg:
     return new CJGTargetInfo(Triple, Opts);
   }
 }
```

2. Add the CJGABIInfo class to TargetInfo.cpp:

```
lib/CodeGen/TargetInfo.cpp
diff --git a/lib/CodeGen/TargetInfo.cpp b/lib/CodeGen/TargetInfo.cpp
index ec0aa16..1ec7455 100644
-- a/lib/CodeGen/TargetInfo.cpp
++ b/lib/CodeGen/TargetInfo.cpp
@@ -8349,8 +8349,25 @@ public:
    }
    return false;
}
```

```
+
+ //===------
+ // CJG ABI Implementation
+ //===-------===//
+ namespace {
+ class CJGABIInfo : public DefaultABIInfo {
+ public:
    CJGABIInfo(CodeGen::CodeGenTypes &CGT) : DefaultABIInfo(CGT) {}
+ };
+ class CJGTargetCodeGenInfo : public TargetCodeGenInfo {
+ public:
    CJGTargetCodeGenInfo(CodeGenTypes &CGT)
    : TargetCodeGenInfo(new CJGABIInfo(CGT)) {}
+ } // end anonymous namespace
 //===-----
 // Driver code
 //===-----
@@ -8536,5 +8554,7 @@ const TargetCodeGenInfo
case llvm::Triple::spir:
  case llvm::Triple::spir64:
    return SetCGInfo(new SPIRTargetCodeGenInfo(Types));
  case llvm::Triple::cjg:
    return SetCGInfo(new CJGTargetCodeGenInfo(Types));
  }
 }
```

Run

\$ cd ../../

to return to the root working directory of the guide.

### I.1.5 Building the Project

1. Make the build directory:

```
$ mkdir build
$ cd build
```

2. Set up the build files:

Note: the following flags can be added to build the documentation:  $\verb|-DLLVM_ENABLE_DOXYGEN=True| -DLLVM_DOXYGEN_SVG=True|$ 

- (a) macOS only (for Xcode capabilities):
  - \$ cmake -G "Xcode" -DCMAKE\_BUILD\_TYPE:STRING=DEBUG \
    -DLLVM\_TARGETS\_TO\_BUILD:STRING=CJG ../src
- (b) Linux or macOS:

```
$ cmake -G "Unix Makefiles" -DCMAKE_BUILD_TYPE:STRING=DEBUG \
-DLLVM TARGETS TO BUILD:STRING=CJG ../src
```

#### 3. Build the project:

- (a) If the "Xcode" cmake generator was used then the project can either be built two ways:
  - i. Opening the generated Xcode project: LLVM.xcodeproj and then running the build command

  - iii. View the compiled binaries in the Debug/bin/directory.
- (b) If the "Unix" cmake generator was used then the project can be built by running make:

#### \$ make

Note: make can be used with the "-jn" flag, where n is the number of cores on your build machine to parallelize the build process (e.g. make -j4).

(c) View the compiled binaries in the bin/directory.

### I.1.6 Usage

First change your current directory to the directory where the compiled binaries are located (explained in step 3 of Section I.1.5).

#### I.1.6.1 Using llc

The input for each of the commands in this section is an example LLVM IR code file called function. 11.

#### 1. LLVM IR to CJG Assembly:

\$ ./llc -march cjg -o function.s function.ll

#### 2. LLVM IR to CJG Machine Code:

\$ ./llc -march cjg -filetype=obj -o function.o function.ll Extracting the machine code from the object file is explained in Section I.1.6.3.

To enable all of the debug messages, use the

#### -debug

flag when running 11c. To enable the printing of the code representation after every pass in the backend, use the

-print-after-all

flag when running 11c.

#### I.1.6.2 Using Clang

Only available if the steps explained in Section I.1.4 were performed. The input for each of the Clang commands in this section is an example C file called function.c containing a single C function.

#### 1. C to LLVM IR:

\$ ./clang -cc1 -triple cjg-unknown-unknown -o function.ll function.c -emit-llvm

#### 2. C to CJG Assembly:

\$ ./clang -cc1 -triple cjg-unknown-unknown -S -o function.s function.c

#### 3. C to CJG Machine Code:

\$ ./clang -cc1 -triple cjg-unknown-unknown -o function.c Extracting the machine code from the object file is explained in Section I.1.6.3. Note: Trying to emit an object file from clang is currently unstable and may not work 100% of the time. Instead use clang to emit LLVM IR code and then use llc to write the object file.


#### I.1.6.3 Using ELF to Memory


To extract the machine code from an ELF object file using elf2mem as discussed in Section 5.3.2:

\$ elf2mem -s .text -o function.mem function.o

### I.2 LLVM Backend Directory Tree

This shows the directory tree for CJG LLVM backend:





# Appendix II

# Source Code

### II.1 CJG RISC CPU RTL

#### II.1.1 Opcodes Header

```
- cjg_opcodes.vh -
  // Opcodes
                         // Load
   `define LD_IC
                  5'h00
   `define ST_IC
                          // Store
                  5'h01
   `define CPY_IC 5'h02
                         // Copy
   `define PUSH_IC 5'h03
                         // Push onto stack
   `define POP_IC 5'h04 // Pop off of stack
   `define JMP_IC 5'h05
                         // Jumps
   `define CALL_IC 5'h06
                         // Call
  `define RET_IC 5'h07
                         // Return and RETI
  `define ADD_IC 5'h08
                         // Addition
10
   `define SUB_IC 5'h09
                         // Subtract
11
  `define CMP_IC 5'hOA
                        // Compare
12
   `define NOT_IC 5'hOB // Bitwise NOT
13
   `define AND_IC 5'hOC // Bitwise AND
14
   `define BIC_IC 5'hOD // Bit clear ~&=
15
   `define OR_IC 5'hOE
                        // Bitwise OR
   `define XOR_IC 5'hOF
                         // Bitwise XOR
17
   `define RS_IC
                  5'h10
                         // Rotate/Shift
18
19
   `define MUL_IC 5'h1A
                         // Signed multiplication
20
   `define DIV_IC 5'h1B
                         // Unsigned division
21
```

```
`define INT_IC 5'h1F
                            // Interrupt
23
24
   // ALU States
25
    `define ADD_ALU 4'h0
                            // Signed Add
26
                            // Signed Subtract
   `define SUB_ALU 4'h1
27
   `define AND_ALU 4'h2
                           // Logical AND
28
   `define BIC_ALU 4'h3
                           // Logical BIC
29
    `define OR_ALU 4'h4
                            // Logical OR
30
    `define NOT_ALU 4'h5
                            // Logical Invert
31
   `define XOR_ALU 4'h6
                            // Logical XOR
   `define NOP_ALU 4'h7
                            // No operation
33
    `define MUL_ALU 4'h8
                            // Signed multiplication
34
   `define DIV_ALU 4'h9
                            // Signed division
35
36
   // Shifter states
37
    `define SRL_SHIFT 3'h0 // shift right logical
38
   `define SLL_SHIFT 3'h1 // shift left logical
39
   `define SRA_SHIFT 3'h2 // shift right arithmetic
40
    `define RTR_SHIFT 3'h4 // rotate right
41
   `define RTL_SHIFT 3'h5 // rotate left
42
   `define RRC_SHIFT 3'h6 // rotate right through carry
43
   `define RLC_SHIFT 3'h7 // rotate left through carry
44
```

#### II.1.2 Definitions Header

```
\_ cjg_definitions.vh \_
   // Instruction word slices
    `define OPCODE 31:27
2
   `define REG_I 26:22
   `define REG_J 21:17
4
    `define REG_K 16:12
   `define ALU_CONSTANT 16:1
6
   `define ALU_CONSTANT_MSB 16
7
   `define ALU_CONTROL O
8
    `define DT_CONTROL 16
9
    `define DT_CONSTANT 15:0
10
    `define DT_CONSTANT_MSB 15
11
    `define JMP_CODE 21:18
12
    `define JMP_ADDR 15:0
13
14
   `define JMP_CONTROL 16
   `define RS CONTROL O
15
    `define RS_OPCODE 3:1
16
    `define RS_CONSTANT 16:11
17
18
  // Jump codes
19
   `define JU 4'b0000
```

```
`define JC 4'b1000
^{21}
   `define JN 4'b0100
22
  `define JV 4'b0010
23
  `define JZ 4'b0001
^{24}
   `define JNC 4'b0111
25
   `define JNN 4'b1011
26
  `define JNV 4'b1101
27
   `define JNZ 4'b1110
28
   `define JGE 4'b0110
29
   `define JL 4'b1001
31
   // special register file registers
32
   `define REG_SR 5'h0 // status register
33
   `define REG_PC 5'h1 // program counter
34
   `define REG_SP 5'h2 // stack pointer
35
36
   // Status bit index in the status register / RF[0]
37
   `define SR_C
                 5'd0
38
   `define SR_N
                 5'd1
39
   `define SR V
                 5'd2
40
   `define SR_Z
                 5'd3
41
   `define SR_GE 5'd4
42
   `define SR_L
                   5'd5
43
44
  // MMIO
45
   `define MMIO_START_ADDR 16'hFF00
46
  `define MMIO_GPIO_OUT 16'hFFFO
47
   `define MMIO_GPIO_IN 16'hFFFO
48
```

### II.1.3 Pipeline

```
cjg_risc.v

/*

* Title: cjg_risc

* Author: Connor Goldberg

* *

* *

* 'include "src/cjg_definitions.vh"

* include "src/cjg_opcodes.vh"

// Any instruction with a writeback operation
```

```
`define WB_INSTRUCTION(mc) (opcode[mc] == `LD_IC || opcode[mc] == `CPY_IC || opcode[mc]
    → == `POP_IC || opcode[mc] == `ADD_IC || opcode[mc] == `SUB_IC || opcode[mc] ==
    → `CMP IC || opcode[mc] == `NOT IC || opcode[mc] == `AND IC || opcode[mc] == `BIC IC
    \rightarrow // opcode[mc] == `OR_IC // opcode[mc] == `XOR_IC // opcode[mc] == `RS_IC //
    → opcode[mc] == `MUL_IC || opcode[mc] == `DIV_IC)
12
   // ALU instructions
13
    `define ALU INSTRUCTION(mc) (opcode[mc] == `CPY IC || opcode[mc] == `ADD IC ||
    → opcode[mc] == `SUB_IC || opcode[mc] == `CMP_IC || opcode[mc] == `NOT_IC ||
    → opcode[mc] == `AND_IC || opcode[mc] == `BIC_IC || opcode[mc] == `OR_IC ||
    → opcode[mc] == `XOR_IC || opcode[mc] == `MUL_IC || opcode[mc] == `DIV_IC)
15
   // Stack instructions
16
    `define STACK_INSTRUCTION(mc) (opcode[mc] == `PUSH_IC) || (opcode[mc] == `POP_IC)
17
18
    `define LOAD_MMIO(dest,bits,expr) \
19
   if (dm_address < `MMIO_START_ADDR) begin \</pre>
20
     dest <= dm_out[bits] expr; \</pre>
21
  end \setminus
22
   else begin \
23
     case (dm_address) \
24
        `MMIO GPIO IN: begin \
25
         dest <= gpio_in[bits] expr; \</pre>
26
        end \setminus
27
        default: begin \
28
         dest <= temp_wb[bits] expr; \</pre>
29
        end \
30
      endcase \
31
   end
32
33
   module cjg_risc (
34
     // system inputs
35
      input reset,
                                       // system reset
36
                                       // system clock
      input clk,
37
      input [31:0] gpio_in,
                                       // gpio inputs
38
      input [3:0] ext_interrupt_bus, //external interrupts
39
40
      // system outputs
41
42
      output reg [31:0] gpio_out,
                                       // gpio outputs
43
      // program memory
44
      input [31:0] pm out,
                                       // program memory output data
45
      output [15:0] pm_address,
                                       // program memory address
46
47
      // data memory
48
      input [31:0] dm_out,
                                       // data memory output
49
      output reg [31:0] dm_data,
                                       // data memory input data
50
      output reg dm_wren,
                                       // data memory write enable
51
      output reg [15:0] dm_address, // data memory address
52
```

```
53
      // generated clock phases
54
      output clk p1,
                                           // clock phase 0
55
      output clk_p2,
                                           // clock phase 1
56
57
      // dft
58
      input scan_in0,
59
      input scan en,
60
      input test mode,
61
      output scan_out0
62
    );
63
    // integer for resetting arrays
65
    integer i;
66
67
    // register file
68
    reg[31:0] reg_file[31:0];
69
70
    // program counter regsiter (program memory address)
71
    assign pm_address = reg_file[`REG_PC][15:0];
72
73
    // temp address for jumps/calls
74
    reg[15:0] temp_address;
75
76
    // pipelined instruction registers
77
    reg[31:0] instruction_word[3:1];
78
79
    // address storage for each instruction
80
    reg[13:0] instruction_addr[3:1];
81
82
    // opcode slices
83
    reg[4:0] opcode[3:0];
84
85
    // TODO: is this even ok? 2d wires dont seem to work in simuision
86
    always @(instruction_word[3] or instruction_word[2] or instruction_word[1] or pm_out)
87
     \hookrightarrow \quad \text{begin} \quad
      opcode[0] = pm_out[`OPCODE];
88
      opcode[1] = instruction_word[1][`OPCODE];
89
90
      opcode[2] = instruction_word[2][`OPCODE];
      opcode[3] = instruction_word[3][`OPCODE];
91
    end
92
93
    // stall signals
94
    reg[3:0] stall_cycles;
95
    reg stall[3:0];
96
    // temp writeback register
98
    reg[31:0] temp_wb; // general purpose
    reg[31:0] temp_sp; // stack pointer
100
```

```
101
    // data stack stuff
102
    reg[31:0] data stack data;
103
    reg[5:0] data_stack_addr;
104
    reg data_stack_push;
105
    reg data_stack_pop;
106
    wire[31:0] data_stack_out;
107
    // call stack stuff
109
    reg[31:0] call_stack_data;
110
    reg call_stack_push;
111
    reg call_stack_pop;
112
    wire[31:0] call_stack_out;
113
114
    // ALU stuff
115
    reg[31:0] alu_a, alu_b, temp_sr;
116
    reg[3:0] alu_opcode;
117
118
    wire[31:0] alu_result;
    wire alu_c, alu_n, alu_v, alu_z;
119
120
    // Shifter stuff
121
    reg[31:0] shifter operand;
122
    reg[5:0] shifter_modifier;
123
    reg shifter_carry_in;
124
    reg[2:0] shifter_opcode;
    wire[31:0] shifter_result;
126
127
    wire shifter_carry_out;
128
    // Clock phase generator
129
    cjg_clkgen clkgen(
130
       .reset(reset),
131
       .clk(clk),
132
       .clk_p1(clk_p1),
133
       .clk_p2(clk_p2),
134
135
      // dft
136
      .scan in0(scan in0),
137
       .scan_en(scan_en),
138
139
       .test mode(test mode),
       .scan_out0(scan_out0)
140
    );
141
142
    // Data Stack
143
    cjg_mem_stack #(.DEPTH(64), .ADDRW(6)) data_stack (
144
145
      // inputs
       .clk(clk_p2),
146
       .reset(reset),
147
       .d(data_stack_data),
148
       .addr(data_stack_addr),
149
```

```
.push(data_stack_push),
150
       .pop(data_stack_pop),
151
152
       // output
153
       .q(data_stack_out),
154
155
       // dft
156
       .scan_in0(scan_in0),
       .scan_en(scan_en),
158
       .test_mode(test_mode),
159
       .scan_out0(scan_out0)
160
    );
161
162
    // Call Stack
163
    cjg_stack #(.DEPTH(64)) call_stack (
164
       // inputs
165
       .clk(clk_p2),
166
       .reset(reset),
167
       .d(call_stack_data),
168
       .push(call_stack_push),
169
       .pop(call_stack_pop),
170
171
       // output
172
       .q(call_stack_out),
173
174
       // dft
175
       .scan_in0(scan_in0),
176
       .scan_en(scan_en),
177
       .test_mode(test_mode),
178
       .scan_out0(scan_out0)
179
    );
180
181
    // ALU
182
    cjg_alu alu (
183
       // dft
184
       .reset(reset),
185
       .clk(clk),
186
       .scan_in0(scan_in0),
187
       .scan_en(scan_en),
188
       .test_mode(test_mode),
189
       .scan_out0(scan_out0),
190
191
       // inputs
192
       .a(alu_a),
193
       .b(alu_b),
194
       .opcode(alu_opcode),
195
196
       // outputs
197
       .result(alu_result),
198
```

```
.c(alu_c),
199
       .n(alu_n),
200
       .v(alu v),
201
       .z(alu_z)
202
    );
203
204
    // Shifter and rotater
205
    cjg_shifter shifter (
206
       // dft
207
       .reset(reset),
208
       .clk(clk),
209
       .scan_in0(scan_in0),
       .scan_en(scan_en),
211
       .test_mode(test_mode),
212
       .scan_out0(scan_out0),
213
       // inputs
215
       .operand(shifter_operand),
216
       .carry_in(shifter_carry_in),
217
       .modifier(shifter modifier),
218
       .opcode(shifter_opcode),
219
220
       // outputs
221
       .result(shifter_result),
222
       .carry_out(shifter_carry_out)
223
    );
224
225
226
227
    // Here we go
228
    always @(posedge clk_p1 or negedge reset) begin
229
       if (~reset) begin
230
         // reset
231
         reset_all;
232
       end // if (~reset)
233
       else begin
234
         // Main code
235
236
         // process stall signals
237
         stall[3] <= stall[2];
238
         stall[2] <= stall[1];</pre>
239
         stall[1] <= stall[0];</pre>
240
241
         if (stall_cycles != 0) begin
242
           stall[0] <= 1'b1;
243
           stall_cycles <= stall_cycles - 1'b1;</pre>
         end
245
         else begin
246
           stall[0] <= 1'b0;
247
```

295

```
end
248
249
         // Machine cycle 3
250
         // writeback
251
         if (stall[3] == 1'b0) begin
252
253
           case (opcode[3])
254
              `ADD_IC, `SUB_IC, `NOT_IC, `AND_IC, `BIC_IC, `OR_IC, `XOR_IC, `CPY_IC, `LD_IC,
              → `RS_IC, `MUL_IC, `DIV_IC: begin
                if (instruction_word[3][`REG_I] == `REG_PC) begin
256
                  // Do not allow writing to the program counter
257
                  reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
258
                end
259
                else begin
260
                  reg_file[instruction_word[3][`REG_I]] <= temp_wb;</pre>
261
262
              end
263
264
              `PUSH_IC: begin
265
                reg_file[`REG_SP] <= temp_sp; // incremented stack pointer</pre>
266
267
268
              `POP_IC: begin
269
                reg_file[`REG_SP] <= temp_sp; // decremented stack pointer</pre>
270
                reg_file[instruction_word[3][`REG_I]] <= temp_wb;</pre>
271
                data_stack_pop <= 1'b0;</pre>
272
273
              end
274
              `ST_IC: begin
275
                dm_wren <= 1'b0;</pre>
276
              end
278
              `JMP_IC: begin
279
                // check the status register
280
                case (instruction_word[3][`JMP_CODE])
281
282
                  `JU: begin
283
                    reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
284
285
                  end
286
                  `JC: begin
287
                    if (reg_file[`REG_SR][`SR_C] == 1'b1) begin
                       reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
289
290
                    else begin
291
                       reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
                    end
293
                  end
294
```

```
`JN: begin
296
                     if (reg_file[`REG_SR][`SR_N] == 1'b1) begin
297
                       reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
298
                     end
299
                     else begin
300
                       reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
301
302
                   end
303
304
                   `JV: begin
305
                     if (reg_file[`REG_SR][`SR_V] == 1'b1) begin
306
                       reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
307
                     end
308
                     else begin
309
                       reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
310
311
                   end
312
313
                   `JZ: begin
314
                     if (reg file[`REG SR][`SR Z] == 1'b1) begin
315
                       reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
316
                     end
317
318
                     else begin
                       reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
319
                     end
320
                   end
321
322
                   `JNC: begin
323
                     if (reg_file[`REG_SR][`SR_C] == 1'b0) begin
324
                       reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
325
                     end
326
                     else begin
327
                       reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
328
                     end
329
                   end
330
331
                   `JNN: begin
332
                     if (reg_file[`REG_SR][`SR_N] == 1'b0) begin
333
                       reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
334
                     end
335
                     else begin
336
                       reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
337
                     end
338
339
                   end
340
                   `JNV: begin
                     if (reg_file[`REG_SR][`SR_V] == 1'b0) begin
342
                       reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
343
344
                     end
```

```
else begin
345
                       reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
346
347
                   end
348
349
                   `JNZ: begin
350
                     if (reg_file[`REG_SR][`SR_Z] == 1'b0) begin
351
                       reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
352
                     end
353
354
                     else begin
                       reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
355
356
                   end
357
358
                   `JGE: begin
359
                     if (reg_file[`REG_SR][`SR_GE] == 1'b1) begin
360
                       reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
361
362
                     else begin
363
                       reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
364
365
                   end
366
367
                   `JL: begin
368
                     if (reg_file[`REG_SR][`SR_L] == 1'b1) begin
369
                       reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
370
371
                     end
                     else begin
372
373
                       reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
                     end
374
                   end
376
                   default: begin
377
                     reg_file[`REG_PC] <= reg_file[`REG_PC];</pre>
378
379
                 endcase // instruction_word[3][`JMP_CODE]
380
381
              end // JMP_IC
382
383
              `CALL_IC: begin
384
                 // jump to the routine address
385
                call_stack_push <= 1'b0;</pre>
386
                reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
387
388
              end
389
              `RET_IC: begin
                 // pop the program counter
391
                 call_stack_pop <= 1'b0;</pre>
392
                reg_file[`REG_PC] <= {16'h0, temp_address};</pre>
393
```

```
end
394
395
             default: begin
396
             end
397
           endcase // opcode[3]
398
399
           case (opcode[3])
400
             `ADD_IC, `SUB_IC, `CMP_IC, `NOT_IC, `AND_IC, `BIC_IC, `OR_IC, `XOR_IC, `RS_IC,
401
             → `MUL_IC, `DIV_IC: begin
               // set the status register from the alu output
402
               reg_file[`REG_SR] <= temp_sr;</pre>
403
404
             end
405
             default: begin
406
               reg_file[`REG_SR] <= reg_file[`REG_SR];</pre>
407
408
           endcase // opcode[3]
409
410
         end // if (stall[3] == 1'b0)
411
412
         // Machine cycle 2
413
         // execution
414
         if (stall[2] == 1'b0) begin
415
416
           case (opcode[2])
417
             `ADD_IC, `SUB_IC, `CMP_IC, `NOT_IC, `AND_IC, `BIC_IC, `OR_IC, `XOR_IC, `CPY_IC,
418
             → `MUL_IC, `DIV_IC: begin
               // set temp ALU out
419
               temp_wb <= alu_result;</pre>
420
421
               // Set status register
422
               if (instruction_word[3][`REG_I] == `REG_SR && `WB_INSTRUCTION(3)) begin
423
                 // data forward from the status register
424
                 temp_sr <= {temp_wb[31:6], alu_n, ~alu_n, alu_z, alu_v, alu_n, alu_c};</pre>
425
               end
426
               else begin
427
                 // take the current status register
428
                 temp_sr <= {reg_file[`REG_SR][31:6], alu_n, ~alu_n, alu_z, alu_v, alu_n,
429
                  \rightarrow alu c};
430
               end
               // TODO: data forward from other sources in mc3
431
432
             end
433
             `RS_IC: begin
434
               // grab the output from the shifter
435
               temp_wb <= shifter_result;</pre>
436
437
               // if rotating through carry, set the new carry value
438
```

```
if ((instruction_word[2][`RS_OPCODE] == `RRC_SHIFT) ||
439
                // Set status register
440
                 if (instruction_word[3][`REG_I] == `REG_SR && `WB_INSTRUCTION(3)) begin
441
                    // data forward from the status register
442
                    temp_sr <= {temp_wb[31:1], shifter_carry_out};</pre>
443
444
                  else begin
445
                    // take the current status register
446
                    temp_sr <= {reg_file[`REG_SR][31:1], shifter_carry_out};</pre>
447
                 end
448
449
               end
               else begin
450
                 // dont change the status register
451
                 temp_sr <= reg_file[`REG_SR];</pre>
452
453
             end
454
455
             `PUSH_IC: begin
456
               temp sp <= alu result; // incremented Stack Pointer
457
               data_stack_push <= 1'b0;</pre>
458
             end
459
460
             `POP_IC: begin
461
               // data_stack_pop <= 1'b1;</pre>
462
               // data_stack_pop <= 1'b0;</pre>
463
               temp_sp <= alu_result; // decremented Stack Pointer</pre>
464
               temp_wb <= data_stack_out;</pre>
465
             end
466
467
             `LD_IC: begin
468
               `LOAD_MMIO(temp_wb,31:0,)
469
             end
470
471
             `ST_IC: begin
472
               if (dm_address < `MMIO_START_ADDR) begin</pre>
473
                 // enable write if not mmio
474
                 dm_wren <= 1'b1;</pre>
475
476
               else begin
477
                 // write to mmio
478
                 dm wren <= 1'b0;</pre>
479
480
                  case (dm_address)
481
482
                    `MMIO_GPIO_OUT: begin
                      gpio_out <= dm_data;</pre>
484
                    end
485
486
```

```
default: begin
487
                    end
488
489
                  endcase // dm_address
490
491
              end
492
493
              `JMP_IC: begin
494
                // Do nothing?
495
496
              end
497
              `CALL_IC: begin
498
                // push the status register onto the stack
499
                call_stack_push <= 1'b1;</pre>
500
                call_stack_data <= reg_file[`REG_SR];</pre>
501
              end
502
503
              `RET_IC: begin
504
                // pop the program counter
505
                call stack pop <= 1'b1;
506
                temp_address <= call_stack_out[15:0];</pre>
507
              end
508
509
              default: begin
510
              end
511
           endcase // opcode[2]
512
513
           instruction_word[3] <= instruction_word[2];</pre>
514
           instruction_addr[3] <= instruction_addr[2];</pre>
515
         end // if (stall[2] == 1'b0)
516
         // Machine cycle 1
518
         // operand fetch
519
         if (stall[1] == 1'b0) begin
520
521
           case (opcode[1])
522
              `ADD_IC, `SUB_IC, `CMP_IC, `NOT_IC, `AND_IC, `BIC_IC, `OR_IC, `XOR_IC, `MUL_IC,
523
              → `DIV_IC: begin
524
                // set alu_a
525
                if ((instruction_word[1][`REG_J] == instruction_word[2][`REG_I]) &&
526
                    `WB_INSTRUCTION(2) && !stall[2]) begin
                  // data forward from mc2
527
                  if (`ALU_INSTRUCTION(2)) begin
528
                    // data forward from alu output
529
                    alu_a <= alu_result;</pre>
                  end
531
                  else if (opcode[2] == `POP_IC) begin
532
                    alu_a <= data_stack_out;</pre>
533
```

```
534
                 else if (opcode[2] == `LD IC) begin
535
                   `LOAD MMIO(alu a,31:0,)
536
537
                 else if (opcode[2] == `RS_IC) begin
538
                   alu_a <= shifter_result;</pre>
539
540
                 // TODO: data forward from other wb sources in mc2
                 else begin
542
                   // no data forwarding
543
                   alu_a <= reg_file[instruction_word[1][`REG_J]];</pre>
544
545
                 end
               end
546
               else if (instruction_word[1][`REG_J] == `REG_SP && `STACK_INSTRUCTION(2) &&
547
               // data forward from the increment/decrement of the stack pointer
548
                 alu_a <= alu_result;</pre>
549
550
               else if ((instruction_word[1][`REG_J] == instruction_word[3][`REG_I]) &&
551
               → `WB INSTRUCTION(3) && !stall[3]) begin
                 // data forward from mc3
552
                 alu a <= temp wb;
553
                 // \it{TODO}: data forward from other wb sources in mc3
554
555
               else if (instruction word[1][`REG J] == `REG SP && `STACK INSTRUCTION(3) &&
556
               // data forward from the increment/decrement of the stack pointer
557
                 alu_a <= temp_sp;</pre>
558
               end
559
               else begin
560
                 // no data forwarding
561
                 alu_a <= reg_file[instruction_word[1][`REG_J]];</pre>
562
               end
563
564
               // set alu_b
565
               if (instruction_word[1][`ALU_CONTROL] == 1'b1) begin
566
                 // constant operand
567
                 alu_b <= {{16{instruction_word[1][`ALU_CONSTANT_MSB]}},</pre>
568
                     instruction_word[1][`ALU_CONSTANT]}; // sign extend constant
569
               end
               else if ((instruction_word[1][`REG_K] == instruction_word[2][`REG_I]) &&
570
               → `WB INSTRUCTION(2) && !stall[2]) begin
                 //data forward from mc2
571
                 if (`ALU_INSTRUCTION(2)) begin
572
                   alu_b <= alu_result;</pre>
573
                 else if (opcode[2] == `POP_IC) begin
575
                   alu_b <= data_stack_out;</pre>
576
577
                 end
```

```
else if (opcode[2] == `LD_IC) begin
578
                   `LOAD_MMIO(alu_b,31:0,)
579
580
                 else if (opcode[2] == `RS_IC) begin
581
                   alu b <= shifter result;</pre>
582
583
                 end
                 // TODO: data forward from other wb sources in mc2
584
                 else begin
                   // no data forwarding
586
                   alu_b <= reg_file[instruction_word[1][`REG_K]];</pre>
587
                 end
588
589
               end
               else if (instruction_word[1][`REG_K] == `REG_SP && `STACK_INSTRUCTION(2) &&
590
               // data forward from the increment/decrement of the stack pointer
591
                 alu_b <= alu_result;</pre>
592
               end
593
               else if ((instruction_word[1][`REG_K] == instruction_word[3][`REG_I]) &&
594
               → `WB_INSTRUCTION(3) && !stall[3]) begin
                 // data forward from mc3
595
                 alu_b <= temp_wb;</pre>
596
                 // TODO: data forward from other wb sources in mc3
597
598
               else if (instruction_word[1][`REG_K] == `REG_SP && `STACK_INSTRUCTION(3) &&
599
               // data forward from the increment/decrement of the stack pointer
600
                 alu_b <= temp_sp;</pre>
601
               end
602
               else begin
603
                 // no data forwarding
604
                 alu_b <= reg_file[instruction_word[1][`REG_K]];</pre>
605
606
             end // `ADD_IC, `SUB_IC, `CMP_IC, `NOT_IC, `AND_IC, `BIC_IC, `OR_IC, `XOR_IC
607
608
             `CPY_IC: begin
609
               // set source alu_a
610
               if (instruction word[1][`DT CONTROL] == 1'b1) begin
611
                 // copy from constant
612
                 alu_a <= {{16{instruction_word[1][`DT_CONSTANT_MSB]}},</pre>
613
                 \rightarrow instruction_word[1][`DT_CONSTANT]}; // sign extend constant
               end
614
               else if ((instruction_word[1][`REG_J] == instruction_word[2][`REG_I]) &&
615
               → `WB INSTRUCTION(2) && !stall[2]) begin
616
                 // data forward from mc2
                 if (`ALU_INSTRUCTION(2)) begin
617
                   alu_a <= alu_result;</pre>
                 end
619
                 else if (opcode[2] == `POP_IC) begin
620
                   alu_a <= data_stack_out;</pre>
621
```

```
622
                 else if (opcode[2] == `LD IC) begin
623
                   `LOAD MMIO(alu a,31:0,)
624
625
                 else if (opcode[2] == `RS_IC) begin
626
                   alu_a <= shifter_result;</pre>
627
628
                 // TODO: data forward from other wb sources in mc2
629
                 else begin
630
                   // no data forwarding
631
                   alu_a <= reg_file[instruction_word[1][`REG_J]];</pre>
632
633
                 end
               end
634
               else if (instruction_word[1][`REG_J] == `REG_SP && `STACK_INSTRUCTION(2) &&
635
               // data forward from the increment/decrement of the stack pointer
636
                 alu_a <= alu_result;</pre>
637
638
               else if ((instruction_word[1][`REG_J] == instruction_word[3][`REG_I]) &&
639
               → `WB INSTRUCTION(3) && !stall[3]) begin
                 // data forward from mc3
640
                 alu a <= temp wb;
641
                 // TODO: data forward from other wb sources in mc3
642
643
               else if (instruction word[1][`REG J] == `REG SP && `STACK INSTRUCTION(3) &&
644
               \ensuremath{/\!/}\xspace data forward from the increment/decrement of the stack pointer
645
                 alu_a <= temp_sp;</pre>
646
               end
647
               else begin
648
                 // no data forwarding
649
                 alu_a <= reg_file[instruction_word[1][`REG_J]];</pre>
650
651
652
               // alu_b unused for cpy so just keep it the same
653
               alu_b <= alu_b;
654
             end // `CPY IC
655
656
             `RS IC: begin
657
               // set the opcode
658
               shifter_opcode <= instruction_word[1][`RS_OPCODE];</pre>
659
660
               // set the operand
661
               if ((instruction_word[1][`REG_J] == instruction_word[2][`REG_I]) &&
662
               → `WB_INSTRUCTION(2) && !stall[2]) begin
                 // data forward from mc2
663
                 if (`ALU_INSTRUCTION(2)) begin
664
                   shifter_operand <= alu_result;</pre>
665
666
                 end
```

```
else if (opcode[2] == `POP_IC) begin
667
                   shifter_operand <= data_stack_out;</pre>
668
669
                 else if (opcode[2] == `LD_IC') begin
670
                   `LOAD MMIO(shifter operand, 31:0,)
671
672
                 end
                 else if (opcode[2] == `RS_IC) begin
673
                   shifter_operand <= shifter_result;</pre>
675
                 // TODO: data forward from other wb sources in mc2
676
                 else begin
677
                   // no data forwarding
                    shifter_operand <= reg_file[instruction_word[1][`REG_J]];</pre>
679
                 end
680
               end
681
               else if (instruction_word[1][`REG_J] == `REG_SP && `STACK_INSTRUCTION(2) &&
682
               683
                 // data forward from the increment/decrement of the stack pointer
                 shifter_operand <= alu_result;</pre>
684
685
               else if ((instruction_word[1][`REG_J] == instruction_word[3][`REG_I]) &&
686
               → `WB INSTRUCTION(3) && !stall[3]) begin
                 // data forward from mc3
687
                 shifter_operand <= temp_wb;</pre>
688
                 // TODO: data forward from other wb sources in mc3
689
               end
690
               else if (instruction_word[1][`REG_J] == `REG_SP && `STACK_INSTRUCTION(3) &&
691
               // data forward from the increment/decrement of the stack pointer
692
                 shifter_operand <= temp_sp;</pre>
693
               end
694
               else begin
695
                 // no data forwarding
696
                 shifter_operand <= reg_file[instruction_word[1][`REG_J]];</pre>
697
               end
698
699
               // set the modifier
700
               if (instruction_word[1][`RS_CONTROL] == 1'b1) begin
701
                 // copy from constant
702
                 shifter_modifier <= instruction_word[1][`RS_CONSTANT];</pre>
703
704
               else if ((instruction_word[1][`REG_K] == instruction_word[2][`REG_I]) &&
705
               → `WB INSTRUCTION(2) && !stall[2]) begin
706
                 // data forward from mc2
                 if (`ALU_INSTRUCTION(2)) begin
707
                   shifter_modifier <= alu_result[5:0];</pre>
                 end
709
                 else if (opcode[2] == `POP_IC) begin
710
                   shifter_modifier <= data_stack_out[5:0];</pre>
711
```

```
712
                 else if (opcode[2] == `LD IC) begin
713
                   `LOAD MMIO(shifter modifier, 5:0,)
714
715
                else if (opcode[2] == `RS_IC) begin
716
                  shifter_modifier <= shifter_result[5:0];</pre>
717
718
                 // TODO: data forward from other wb sources in mc2
                else begin
720
                  // no data forwarding
721
                  shifter_modifier <= reg_file[instruction_word[1][`REG_K]][5:0];</pre>
722
723
                end
              end
724
              else if (instruction_word[1][`REG_K] == `REG_SP && `STACK_INSTRUCTION(2) &&
725
               // data forward from the increment/decrement of the stack pointer
726
                 shifter_modifier <= alu_result[5:0];</pre>
727
728
              else if ((instruction_word[1][`REG_K] == instruction_word[3][`REG_I]) &&
729
               → `WB INSTRUCTION(3) && !stall[3]) begin
                // data forward from mc3
730
                shifter modifier <= temp wb[5:0];</pre>
731
                 // TODO: data forward from other wb sources in mc3
732
733
              else if (instruction word[1][`REG K] == `REG SP && `STACK INSTRUCTION(3) &&
734
               // data forward from the increment/decrement of the stack pointer
735
                 shifter_modifier <= temp_sp[5:0];</pre>
736
              end
737
              else begin
738
                 // no data forwarding
739
                 shifter_modifier <= reg_file[instruction_word[1][`REG_K]][5:0];</pre>
740
741
742
              // set the carry in if rotating through carry
743
              if ((instruction_word[1][`RS_OPCODE] == `RRC_SHIFT) ||
744
               if ((instruction_word[2][`REG_I] == `REG_SR) && `WB_INSTRUCTION(2) &&
745
                 \rightarrow !stall[2]) begin // if mc2 is writing to the REG SR
                  // data forward from mc2
746
                  if (`ALU_INSTRUCTION(2)) begin
747
                    shifter_carry_in <= alu_result[`SR_C];</pre>
748
                  end
749
                  else if (opcode[2] == `POP_IC) begin
750
                    shifter_carry_in <= data_stack_out[`SR_C];</pre>
751
752
                  else if (opcode[2] == `LD_IC) begin
753
                     `LOAD_MMIO(shifter_carry_in, `SR_C,)
754
755
                  end
```

```
else if (opcode[2] == `RS_IC) begin
756
                      shifter_carry_in <= shifter_result[`SR_C];</pre>
757
758
                    // TODO: data forward from other wb sources in mc2
759
                    else begin
760
                      // no data forwarding
761
                      shifter_carry_in <= reg_file[`REG_SR][`SR_C];</pre>
762
                    end
                  end
764
                  else if ((instruction_word[3][`REG_I] == `REG_SR) && `WB_INSTRUCTION(3) &&
765
                  → !stall[3]) begin // if mc3 is writing to the REG_SR
                    // data forward from mc3
766
                    shifter_carry_in <= temp_wb[`SR_C];</pre>
767
                    // TODO: data forward from other wb sources in mc3
768
                  end
769
                  else if (`ALU_INSTRUCTION(2) && !stall[2]) begin // if the mc2 ALU
770
                  \rightarrow instruction will change the REG_SR
771
                    // data forward from the alu output
                    shifter_carry_in <= alu_c;</pre>
772
773
                  else if (opcode[2] == `RS_IC && !stall[2]) begin // if the mc2 shift
774
                  \rightarrow instruction will change the REG SR
                    shifter_carry_in <= shifter_carry_out;</pre>
775
776
                  else if (`ALU INSTRUCTION(3) || opcode[3] == `RS IC && !stall[3]) begin //
777
                  \rightarrow if the mc3 instruction will change the REG SR
                    // data forward from the temp status register
778
                    shifter_carry_in <= temp_sr[`SR_C];</pre>
779
                  end
780
                  else begin
781
                    // no data forwarding
782
                    shifter_carry_in <= reg_file[`REG_SR][`SR_C];</pre>
783
784
                end
785
                else begin
786
                  shifter_carry_in <= reg_file[`REG_SR][`SR_C];</pre>
787
788
789
             end // `RS IC
790
791
             `PUSH_IC: begin
792
                // data forwarding for the data input
               if (instruction_word[1][`DT_CONTROL] == 1'b1) begin
794
795
                  // push from constant
                  data_stack_data <= {{16{instruction_word[1][`DT_CONSTANT_MSB]}},</pre>
796
                  → instruction_word[1][`DT_CONSTANT]};
                end
797
                else if ((instruction_word[1][`REG_J] == instruction_word[2][`REG_I]) &&
798
                → `WB_INSTRUCTION(2) && !stall[2]) begin
```

```
// data forward from mc2
799
                 if (`ALU INSTRUCTION(2)) begin
800
                   data_stack_data <= alu_result;</pre>
801
802
                 else if (opcode[2] == `POP IC) begin
803
                   data_stack_data <= data_stack_out;</pre>
804
805
                 else if (opcode[2] == `LD IC) begin
                   `LOAD_MMIO(data_stack_data,31:0,)
807
                 end
808
                 else if (opcode[2] == `RS_IC) begin
809
                   data_stack_data <= shifter_result;</pre>
810
                 end
811
                 // TODO: data forward from other wb sources in mc2
812
                 else begin
813
                   // no data forwarding
814
                   data_stack_data <= reg_file[instruction_word[1][`REG_J]];</pre>
815
                 end
816
               end
817
               else if (instruction word[1]['REG J] == 'REG SP && 'STACK INSTRUCTION(2) &&
818
               → !stall[2]) begin
                 // data forward from the increment/decrement of the stack pointer
819
                 data_stack_data <= alu_result;</pre>
820
               end
821
               else if ((instruction word[1][`REG J] == instruction word[3][`REG I]) &&
822
               → `WB INSTRUCTION(3) && !stall[3]) begin
                 // data forward from mc3
823
                 data_stack_data <= temp_wb;</pre>
824
                 // TODO: data forward from other wb sources in mc3
825
826
               else if (instruction_word[1][`REG_J] == `REG_SP && `STACK_INSTRUCTION(3) &&
827
               // data forward from the increment/decrement of the stack pointer
828
                 data_stack_data <= temp_sp;</pre>
829
               end
830
               else begin
831
                 // no data forwarding
832
                 data_stack_data <= reg_file[instruction_word[1][`REG_J]];</pre>
833
               end
834
835
               // data foward stack pointer
836
               // set alu a to increment stack pointer
837
               if (('REG_SP == instruction_word[2]['REG_I]) && 'WB_INSTRUCTION(2) &&
838
               // data forward from mc2
839
                 if (`ALU_INSTRUCTION(2)) begin
840
                   // data forward from alu output
841
                   alu_a <= alu_result;
842
                   data_stack_addr <= alu_result[5:0];</pre>
843
```

```
844
                  else if (opcode[2] == `POP IC) begin
845
                    alu a <= data stack out;</pre>
846
                    data_stack_addr <= data_stack_out[5:0];</pre>
847
848
                  else if (opcode[2] == `LD_IC) begin
849
                    `LOAD_MMIO(alu_a,31:0,)
850
                    `LOAD_MMIO(data_stack_addr,5:0,)
852
                  else if (opcode[2] == `RS_IC) begin
853
                    alu_a <= shifter_result;</pre>
854
                    data_stack_addr <= shifter_result[5:0];</pre>
855
856
                  // TODO: data forward from other wb sources in mc2
857
                  else begin
858
                    // no data forwarding
859
                    alu_a <= reg_file[`REG_SP];</pre>
860
                    data_stack_addr <= reg_file[`REG_SP][5:0];</pre>
861
                  end
862
                end
863
                else if ((opcode[2] == `PUSH_IC) || (opcode[2] == `POP_IC) && !stall[2])
864
                \hookrightarrow begin
                  // data forward from the output of the increment
865
                  alu_a <= alu_result;</pre>
866
                  data_stack_addr <= alu_result[5:0];</pre>
867
                end
868
                else if (('REG_SP == instruction_word[3]['REG_I]) && 'WB_INSTRUCTION(3) &&
869
                // data forward from mc3
870
                  alu_a <= temp_wb;</pre>
871
                  data_stack_addr <= temp_wb[5:0];</pre>
                  // TODO: data forward from other wb sources in mc3
873
874
                else if ((opcode[3] == `PUSH_IC) || (opcode[3] == `POP_IC) && !stall[3])
875
                \hookrightarrow begin
                  // data forward from the output of the increment
876
                  alu a <= temp sp;
877
                  data_stack_addr <= temp_wb[5:0];</pre>
878
879
                else begin
880
                  // no data forwarding
881
                  alu a <= reg file[`REG SP];</pre>
                  data_stack_addr <= reg_file[`REG_SP][5:0];</pre>
883
884
                end
885
                alu_b <= 32'h00000001;
887
                data_stack_push <= 1'b1;</pre>
888
889
              end
```

```
890
             `POP IC: begin
891
               // data foward stack pointer
892
               // set alu_a to decrement stack pointer
893
               if (('REG_SP == instruction_word[2]['REG_I]) && 'WB_INSTRUCTION(2) &&
894
                // data forward from mc2
895
                 if (`ALU INSTRUCTION(2)) begin
                   // data forward from alu output
897
                   alu_a <= alu_result;
898
                   data_stack_addr <= alu_result[5:0] - 1'b1;</pre>
899
900
                 end
                 else if (opcode[2] == `POP_IC) begin
901
                   alu_a <= data_stack_out;</pre>
902
                   data_stack_addr <= data_stack_out[5:0] - 1'b1;</pre>
903
904
                 else if (opcode[2] == `LD_IC) begin
905
                    `LOAD_MMIO(alu_a,31:0,)
906
                   // data_stack_addr <= dm_out[5:0] - 1'b1;
907
                    LOAD MMIO(/*dest=*/data stack addr, /*bits=*/5:0, /*expr=*/-1'b1)
908
909
                 else if (opcode[2] == `RS IC) begin
910
                   alu_a <= shifter_result;</pre>
911
                   data_stack_addr <= shifter_result[5:0] - 1'b1;</pre>
912
913
                 // TODO: data forward from other wb sources in mc2
914
                 else begin
                   // no data forwarding
916
                   alu_a <= reg_file[`REG_SP];</pre>
917
                   data_stack_addr <= reg_file[`REG_SP][5:0] - 1'b1;</pre>
918
                 end
               end
920
               else if ((opcode[2] == `PUSH_IC) || (opcode[2] == `POP_IC) && !stall[2])
921
                \hookrightarrow begin
                 // data forward from the output of the increment
922
                 alu_a <= alu_result;</pre>
923
                 data_stack_addr <= alu_result[5:0] - 1'b1;</pre>
924
925
               end
               else if (('REG_SP == instruction_word[3]['REG_I]) && 'WB_INSTRUCTION(3) &&
926
                // data forward from mc3
927
                 alu a <= temp wb;
928
                 data_stack_addr <= temp_wb[5:0] - 1'b1;</pre>
929
930
                 // TODO: data forward from other wb sources in mc3
               end
931
               else if ((opcode[3] == `PUSH_IC) || (opcode[3] == `POP_IC) && !stall[3])
932
                \hookrightarrow begin
                 // data forward from the output of the decrement
933
934
                 alu_a <= temp_sp;</pre>
```

```
data_stack_addr <= temp_sp[5:0] - 1'b1;</pre>
935
               end
936
               else begin
937
                 // no data forwarding
938
                 alu_a <= reg_file[`REG_SP];</pre>
939
                 data_stack_addr <= reg_file[`REG_SP][5:0] - 1'b1;</pre>
940
               end
941
942
               alu b <= 32'h00000001;
943
             end
944
945
             `LD_IC, `ST_IC: begin
946
               // Set the data memory address
947
               if (instruction_word[1][`REG_J] != 5'b0 && instruction_word[1][`DT_CONTROL]
948
               \rightarrow == 1'b0) begin
                 // Indexed
949
                 if ((instruction_word[1][`REG_J] == instruction_word[2][`REG_I]) &&
950
                  → `WB_INSTRUCTION(2) && !stall[2]) begin
                   // data forward from mc2
951
                   if (`ALU INSTRUCTION(2)) begin
952
                      dm_address <= alu_result + instruction_word[1][`DT_CONSTANT];</pre>
953
954
                   else if (opcode[2] == `POP_IC) begin
955
                      dm_address <= data_stack_out + instruction_word[1][`DT_CONSTANT];</pre>
956
957
                   else if (opcode[2] == `LD IC) begin
958
959
                          `LOAD\_MMIO(/*dest=*/dm\_address,/*bits=*/31:0,/*expr=*/+instruction\_word[1][`DT\_COM_minus_constants]
                   end
960
                   else if (opcode[2] == `RS_IC) begin
961
                      dm_address <= shifter_result + instruction_word[1]['DT_CONSTANT];</pre>
962
963
                   // TODO: data forward from other wb sources in mc2
964
                   else begin
965
                       // No data forwarding
966
                      dm_address <= reg_file[instruction_word[1][`REG_J]] +</pre>
967
                      → instruction word[1][`DT CONSTANT];
                   end
968
969
                 else if (instruction_word[1][`REG_J] == `REG_SP && `STACK_INSTRUCTION(2) &&
970
                  // data forward from the increment/decrement of the stack pointer
971
                   dm_address <= alu_result + instruction_word[1][`DT_CONSTANT];</pre>
972
973
                 else if ((instruction_word[1][`REG_J] == instruction_word[3][`REG_I]) &&
974
                  → `WB_INSTRUCTION(3) && !stall[3]) begin
                   // data forward from mc3
975
                   dm_address <= temp_wb + instruction_word[1][`DT_CONSTANT];</pre>
976
                   // TODO: data forward from other wb sources in mc3
977
```

```
978
                  else if (instruction_word[1][`REG_J] == `REG_SP && `STACK_INSTRUCTION(3) &&
979
                  // data forward from the increment/decrement of the stack pointer
980
                    dm address <= temp sp + instruction word[1][`DT CONSTANT];</pre>
981
                  end
982
                  else begin
983
                    // No data forwarding
                    dm_address <= reg_file[instruction_word[1][`REG_J]] +</pre>
985

→ instruction_word[1][`DT_CONSTANT];
                  end
986
987
                end
                else if (instruction_word[1][`REG_J] != 5'b0 &&
988

    instruction_word[1][`DT_CONTROL] == 1'b1) begin

                  // Register Direct
989
                  if ((instruction_word[1][`REG_J] == instruction_word[2][`REG_I]) &&
990
                  → `WB_INSTRUCTION(2) && !stall[2]) begin
                    // data forward from mc2
991
                    if (`ALU_INSTRUCTION(2)) begin
992
                      dm address <= alu result;</pre>
993
994
                    else if (opcode[2] == `POP IC) begin
995
                      dm_address <= data_stack_out;</pre>
996
                    end
997
                    else if (opcode[2] == `LD IC) begin
998
                      `LOAD MMIO(dm address, 31:0,)
999
1000
                    else if (opcode[2] == `RS_IC) begin
1001
                      dm_address <= shifter_result;</pre>
1002
1003
                    // TODO: data forward from other wb sources in mc2
1004
                    else begin
1005
                      // No data forwarding
1006
                      dm_address <= reg_file[instruction_word[1][`REG_J]];</pre>
1007
                    end
1008
                  end
1009
                  else if (instruction word[1][`REG J] == `REG SP && `STACK INSTRUCTION(2) &&
1010
                  1011
                    // data forward from the increment/decrement of the stack pointer
                    dm_address <= alu_result;</pre>
1012
1013
                  else if ((instruction_word[1][`REG_J] == instruction_word[3][`REG_I]) &&
1014
                  → `WB INSTRUCTION(3) && !stall[3]) begin
                    // data forward from mc3
1015
                    dm_address <= temp_wb;</pre>
1016
                    // TODO: data forward from other wb sources in mc3
1018
                  else if (instruction_word[1][`REG_J] == `REG_SP && `STACK_INSTRUCTION(3) &&
1019
                  → !stall[3]) begin
```

```
// data forward from the increment/decrement of the stack pointer
1020
                    dm address <= temp sp;</pre>
1021
                  end
1022
                  else begin
1023
                    // No data forwarding
1024
                    dm_address <= reg_file[instruction_word[1][`REG_J]];</pre>
1025
1026
                end
1027
                else if (instruction word[1][`REG J] == 5'b0 &&
1028
                 → instruction_word[1][`DT_CONTROL] == 1'b0) begin
                  // PC Relative
1029
                  dm_address <= instruction_addr[1] + instruction_word[1] [`DT_CONSTANT];</pre>
1030
                end
1031
                else begin
1032
                  // Absolute
1033
                  dm_address <= instruction_word[1][`DT_CONSTANT];</pre>
1034
                end
1035
1036
1037
                // Set the data input
1038
                if (opcode[1] == `ST_IC) begin
1039
1040
                  // set the data value
1041
                  if ((instruction_word[1][`REG_I] == instruction_word[2][`REG_I]) &&
1042
                   → `WB INSTRUCTION(2) && !stall[2]) begin
                     // data forward from mc2
1043
                    if (`ALU_INSTRUCTION(2)) begin
1044
                       dm_data <= alu_result;</pre>
1045
                    end
1046
                    else if (opcode[2] == `POP_IC) begin
1047
                       dm_data <= data_stack_out;</pre>
1049
                    else if (opcode[2] == `LD_IC) begin
1050
                       `LOAD_MMIO(dm_data,31:0,)
1051
1052
                    else if (opcode[2] == `RS_IC) begin
1053
                       dm data <= shifter result;</pre>
1054
1055
                    end
1056
                    // TODO: data forward from other wb sources in mc2
                    else begin
1057
                       // No data forwarding
1058
                       dm_data <= reg_file[instruction_word[1][`REG_I]];</pre>
1059
                    end
1060
1061
                  end
                  else if (instruction_word[1][`REG_I] == `REG_SP && `STACK_INSTRUCTION(2) &&
1062
                   // data forward from the increment/decrement of the stack pointer
1063
                    dm_data <= alu_result;</pre>
1064
1065
                  end
```

```
else if ((instruction_word[1][`REG_I] == instruction_word[3][`REG_I]) &&
1066
                  → `WB INSTRUCTION(3) && !stall[3]) begin
                    // data forward from mc3
1067
                    dm_data <= temp_wb;</pre>
1068
                    // TODO: data forward from other wb sources in mc3
1069
                  end
1070
                  else if (instruction_word[1][`REG_I] == `REG_SP && `STACK_INSTRUCTION(3) &&
1071
                  // data forward from the increment/decrement of the stack pointer
1072
1073
                    dm_data <= temp_sp;</pre>
                  end
1074
                  else begin
1075
                    // No data forwarding
1076
                    dm_data <= reg_file[instruction_word[1][`REG_I]];</pre>
1077
                  end
1078
                end
1079
1080
1081
              end
1082
              `JMP IC: begin
1083
                // Set the temp program counter
1084
                if (instruction_word[1][`REG_I] != 5'b0 && instruction_word[1][`JMP_CONTROL]
1085
                \rightarrow == 1'b0) begin
                  // Indexed
1086
                  if ((instruction_word[1][`REG_I] == instruction_word[2][`REG_I]) &&
1087
                  → `WB INSTRUCTION(2) && !stall[2]) begin
                    // data forward from mc2
1088
                    if (`ALU_INSTRUCTION(2)) begin
1089
                      temp_address <= alu_result + instruction_word[1][`JMP_ADDR];</pre>
1090
1091
                    else if (opcode[2] == `POP_IC) begin
1092
                      temp_address <= data_stack_out + instruction_word[1][`JMP_ADDR];</pre>
1093
1094
                    else if (opcode[2] == `LD_IC) begin
1095
1096
                          `LOAD_MMIO(/*dest=*/temp_address,/*bits=*/31:0,/*expr=*/+instruction_word[1][`JMP
1097
                    else if (opcode[2] == `RS_IC) begin
1098
                      temp_address <= shifter_result + instruction_word[1][`JMP_ADDR];</pre>
1099
1100
                    end
                    // TODO: data forward from other wb sources in mc2
1101
                    else begin
1102
                      // No data forwarding
1103
                      temp_address <= reg_file[instruction_word[1][`REG_I]] +</pre>
1104
                      → instruction_word[1][`JMP_ADDR];
                    end
1105
                  end
1106
                  else if (instruction_word[1][`REG_I] == `REG_SP && `STACK_INSTRUCTION(2) &&
1107
```

```
// data forward from the increment/decrement of the stack pointer
1108
                    temp_address <= alu_result + instruction_word[1][`JMP_ADDR];</pre>
1109
1110
                  else if ((instruction_word[1][`REG_I] == instruction_word[3][`REG_I]) &&
1111
                  → `WB_INSTRUCTION(3) && !stall[3]) begin
                    // data forward from mc3
1112
                    temp_address <= temp_wb + instruction_word[1][`JMP_ADDR];</pre>
1113
                    // TODO: data forward from other wb sources in mc3
1114
1115
                  else if (instruction_word[1][`REG_I] == `REG_SP && `STACK_INSTRUCTION(3) &&
1116
                  // data forward from the increment/decrement of the stack pointer
1117
                    temp_address <= temp_sp + instruction_word[1][`JMP_ADDR];</pre>
1118
1119
                  else begin
1120
                    // No data forwarding
1121
                    temp_address <= reg_file[instruction_word[1][`REG_I]] +</pre>
1122
                       instruction_word[1][`JMP_ADDR];
                  end
1123
                end
1124
                else if (instruction_word[1][`REG_I] != 5'b0 &&
1125
                → instruction_word[1][`JMP_CONTROL] == 1'b1) begin
                  // Register Direct
1126
                  if ((instruction_word[1][`REG_I] == instruction_word[2][`REG_I]) &&
1127
                  → `WB INSTRUCTION(2) && !stall[2]) begin
                    // data forward from mc2
1128
                    if (`ALU_INSTRUCTION(2)) begin
1129
                      temp_address <= alu_result;</pre>
1130
                    end
1131
                    else if (opcode[2] == `POP_IC) begin
1132
                      temp_address <= data_stack_out;</pre>
1133
1134
                    else if (opcode[2] == `LD_IC) begin
1135
                      `LOAD_MMIO(temp_address,31:0,)
1136
1137
                    else if (opcode[2] == `RS_IC) begin
1138
                      temp address <= shifter result;</pre>
1139
1140
                    end
1141
                    // TODO: data forward from other wb sources in mc2
                    else begin
1142
                      // No data forwarding
1143
                      temp_address <= reg_file[instruction_word[1][`REG_I]];</pre>
1144
                    end
1145
1146
                  end
                  else if (instruction_word[1][`REG_I] == `REG_SP && `STACK_INSTRUCTION(2) &&
1147
                  // data forward from the increment/decrement of the stack pointer
1148
                    temp_address <= alu_result;</pre>
1149
1150
                  end
```

```
else if ((instruction_word[1][`REG_I] == instruction_word[3][`REG_I]) &&
1151
                   → `WB_INSTRUCTION(3) && !stall[3]) begin
                     // data forward from mc3
1152
                     temp_address <= temp_wb;</pre>
1153
                     // TODO: data forward from other wb sources in mc3
1154
                  end
1155
                  else if (instruction_word[1][`REG_I] == `REG_SP && `STACK_INSTRUCTION(3) &&
1156
                   // data forward from the increment/decrement of the stack pointer
1157
                     temp_address <= temp_sp;</pre>
1158
                  end
1159
                  else begin
1160
                     // No data forwarding
1161
                     temp_address <= reg_file[instruction_word[1][`REG_I]];</pre>
1162
                  end
1163
                end
1164
                else if (instruction_word[1][`REG_I] == 5'b0 &&
1165
                 → instruction_word[1][`JMP_CONTROL] == 1'b0) begin
                  // PC Relative
1166
                  temp_address <= instruction_addr[1] + instruction_word[1]['JMP_ADDR];</pre>
1167
1168
                end
                else begin
1169
                  // Absolute
1170
                  temp_address <= instruction_word[1][`JMP_ADDR];</pre>
1171
                end
1172
              end // JMP IC
1173
1174
              `CALL_IC: begin
1175
                // Set address
1176
                // Always absolute mode for call (for now)
1177
                temp_address <= instruction_word[1][`JMP_ADDR];</pre>
1179
                // push the program counter onto the stack for when we return
1180
                call_stack_push <= 1'b1;</pre>
1181
                call_stack_data <= reg_file[`REG_PC];</pre>
1182
              end
1183
1184
              `RET_IC: begin
1185
1186
                // pop the status register
                call_stack_pop <= 1'b1;</pre>
1187
                reg_file[`REG_SR] <= call_stack_out;</pre>
1188
              end
1189
1190
1191
              default: begin
              end
1192
            endcase // opcode[1]
1193
1194
            // set the alu opcode
            case (opcode[1])
1196
```

```
`ADD_IC, `PUSH_IC: begin
1197
                  alu_opcode <= `ADD_ALU;</pre>
1198
                end
1199
1200
                `SUB_IC, `CMP_IC, `POP_IC: begin
1201
                  alu_opcode <= `SUB_ALU;</pre>
1202
1203
                end
1204
                `NOT_IC: begin
1205
                  alu_opcode <= `NOT_ALU;</pre>
1206
                end
1207
1208
                `AND_IC: begin
1209
                  alu_opcode <= `AND_ALU;</pre>
1210
                end
1211
1212
                `BIC_IC: begin
1213
                  alu_opcode <= `BIC_ALU;</pre>
1214
                end
1215
1216
                `OR_IC: begin
1217
                  alu_opcode <= `OR_ALU;</pre>
1218
1219
                end
1220
                `XOR_IC: begin
1221
                  alu_opcode <= `XOR_ALU;</pre>
1222
1223
                end
1224
                `CPY_IC: begin
1225
                  alu_opcode <= `NOP_ALU;</pre>
1226
                end
1228
                `MUL_IC: begin
1229
                  alu_opcode <= `MUL_ALU;</pre>
1230
1232
                `DIV IC: begin
1233
                  alu_opcode <= `DIV_ALU;</pre>
1234
1235
                end
1236
                default: begin
1237
                  alu_opcode <= alu_opcode;</pre>
1238
                end
1239
1240
1241
             endcase // opcode[1]
1242
             instruction_word[2] <= instruction_word[1];</pre>
1243
             instruction_addr[2] <= instruction_addr[1];</pre>
1244
           end // if (stall[1] == 1'b0)
1245
```

```
1246
          // Machine cycle 0
1247
           // instruction fetch
1248
          if (stall[0] == 1'b0) begin
1249
             reg_file[`REG_PC] <= reg_file[`REG_PC] + 3'h4;</pre>
1250
             instruction_addr[1] <= reg_file[`REG_PC][13:0];</pre>
1251
             instruction_word[1] <= pm_out;</pre>
1252
1253
             // set stall cycles
1254
             if ((opcode[0] == `JMP_IC) || (opcode[0] == `CALL_IC) || (opcode[0] == `RET_IC))
1255
             \hookrightarrow begin
               stall_cycles <= 3'h3;
1256
               stall[0] <= 1'b1;
1257
1258
           end // if (stall[0] == 1'b0)
1259
1260
        end // else begin
1261
1262
      end // always @(posedge clk)
1263
      task reset all; begin
1264
        gpio_out <= 32'b0;</pre>
1265
        dm data <= 32'b0;</pre>
1266
        dm_wren <= 1'b0;</pre>
1267
        dm_address <= 14'b0;</pre>
1268
1269
        temp_address <= 16'b0;</pre>
1270
1271
        instruction_word[3] <= 32'b0;</pre>
1272
1273
        instruction_word[2] <= 32'b0;</pre>
        instruction_word[1] <= 32'b0;</pre>
1274
        instruction_addr[3] <= 14'b0;</pre>
1276
        instruction_addr[2] <= 14'b0;</pre>
1277
        instruction_addr[1] <= 14'b0;</pre>
1278
        stall_cycles <= 4'b0;
1280
        stall[3] <= 1'b1;
1281
        stall[2] <= 1'b1;
1282
1283
        stall[1] <= 1'b1;
        stall[0] <= 1'b1;
1284
1285
        data_stack_data <= 32'b0;</pre>
1286
        data stack addr <= 6'b0;</pre>
1287
1288
        data_stack_push <= 1'b0;</pre>
1289
        data_stack_pop <= 1'b0;</pre>
1290
        call_stack_data <= 32'b0;</pre>
1291
        call_stack_push <= 1'b0;</pre>
1292
        call_stack_pop <= 1'b0;</pre>
1293
```

```
1294
        alu_a <= 32'b0;
1295
        alu_b <= 32'b0;
1296
        temp_sr <= 32'b0;
1297
        temp_sp <= 32'b0;
1298
        alu_opcode <= 4'b0;</pre>
1299
1300
        shifter_operand <= 32'b0;</pre>
1301
        shifter_carry_in <= 1'b0;</pre>
1302
        shifter_modifier <= 6'b0;</pre>
1303
        shifter_opcode <= 3'b0;</pre>
1304
        temp_wb <= 32'b0;
1306
1307
        for (i=0; i<32; i=i+1) begin
1308
           reg_file[i] <= 32'h0;
1309
        \quad \text{end} \quad
1310
1311
      end
1312
      endtask // reset_all
1313
1314
1315
      endmodule // cjg_risc
```

#### II.1.4 Clock Generator

```
_ cjg_clkgen.v _
   module cjg_clkgen (
        // system inputs
2
        input reset,
                                          // system reset
3
        input clk,
                                          // system clock
4
        // system outputs
6
                                          // phase 0
        output clk_p1,
7
        output clk_p2,
                                          // phase 1
8
        // dft
10
        input scan_in0,
11
        input scan_en,
12
        input test mode,
13
        output scan_out0
14
15
   );
16
   // Clock counter
17
   reg[1:0] clk_cnt;
18
19
   // Signals for generating the clocks
```

```
wire pre_p1 = (~clk_cnt[1] & ~clk_cnt[0]);
^{21}
   wire pre_p2 = (clk_cnt[1] & ~clk_cnt[0]);
22
23
   // Buffer output of phase 0 clock
24
   CLKBUFX4 clk_p1_buf (
25
        .A(pre_p1),
26
        .Y(clk_p1)
27
   );
28
29
   // Buffer output of phase 1 clock
30
   CLKBUFX4 clk_p2_buf (
31
        .A(pre_p2),
32
        .Y(clk_p2)
33
   );
34
35
   // Clock counter
36
   always @ (posedge clk, negedge reset) begin
37
        if(~reset) begin
38
            clk_cnt <= 2'h0;
39
        end
40
        else begin
41
             clk_cnt <= clk_cnt + 1'b1;</pre>
42
43
        end
   end
44
45
   endmodule // cjg_clkgen
46
```

#### II.1.5 ALU

```
// Dynamic width combinational logic ALU cjg_alu.v
1
2
    `include "src/cjg_opcodes.vh"
3
4
   module cjg_alu #(parameter WIDTH = 32) (
5
        // sys ports
6
        input reset,
7
        input clk,
8
9
        input [WIDTH-1:0] a,
10
        input [WIDTH-1:0] b,
11
        input [3:0] opcode,
12
13
        output [WIDTH-1:0] result,
14
        output c, n, v, z,
15
16
```

```
// dft
17
        input scan_in0,
18
        input scan en,
19
        input test_mode,
20
        output scan_out0
21
   );
22
23
   reg[WIDTH:0] internal_result;
24
   wire overflow, underflow;
25
26
   assign result = internal_result[WIDTH-1:0];
27
   assign c = internal_result[WIDTH];
^{28}
   assign n = internal_result[WIDTH-1];
29
    assign z = (internal_result == 0 ? 1'b1 : 1'b0);
30
31
   assign overflow = (internal_result[WIDTH:WIDTH-1] == 2'b01 ? 1'b1 : 1'b0);
32
   assign underflow = (internal_result[WIDTH:WIDTH-1] == 2'b10 ? 1'b1 : 1'b0);
33
34
   assign v = overflow | underflow;
35
36
   always @(*) begin
37
        internal_result = 0;
38
39
        case (opcode)
40
41
            `ADD ALU: begin
42
43
                 // signed addition
                 internal_result = {a[WIDTH-1], a} + {b[WIDTH-1], b};
44
45
            end
46
            `SUB_ALU: begin
47
                 // signed subtraction
48
                 internal_result = ({a[WIDTH-1], a} + {b[WIDTH-1], b}) + 1'b1;
49
            end
50
51
            `AND_ALU: begin
52
                // logical AND
53
                 internal_result = a & b;
54
            end
55
56
            `BIC_ALU: begin
57
                 // logical bit clear
                 internal_result = a & (~b);
59
60
            end
61
            OR_ALU : begin
62
                 // logical OR
63
                 internal_result = a | b;
64
65
            end
```

```
66
             `NOT_ALU: begin
67
                 // logical invert
68
                 internal_result = ~a;
69
             end
70
71
             `XOR_ALU: begin
72
                 // logical XOR
                 internal_result = a ^ b;
74
75
             end
76
             `NOP_ALU: begin
77
                 // no operation
78
                 // sign extend a to prevent wrongful overflow flag by accident
79
                 internal_result = {a[WIDTH-1], a};
80
             end
81
82
             `MUL_ALU: begin
83
                 // signed multiplication
84
                 internal result = a * b;
85
             end
86
87
             `DIV_ALU: begin
                 // unsigned division
89
                 internal_result = a / b;
             end
91
             default: begin
93
                 internal_result = internal_result;
             end // default
95
96
         endcase // opcode
97
98
    end // always @(*)
99
100
    endmodule // cjg_alu
101
```

## II.1.6 Shifter

```
cjg_shifter.v

// Dynamic width combinational logic Shifter

include "../cjg_risc/src/cjg_opcodes.vh"

// Whether or not to use the modifier shift logic
idefine USE_MODIFIER
```

```
7
   module cjg_shifter #(parameter WIDTH = 32, MOD_WIDTH = 6) (
8
        input reset,
9
        input clk,
10
11
        input signed [WIDTH-1:0] operand,
12
        input carry_in,
13
        input [2:0] opcode,
14
    `ifdef USE MODIFIER
15
        input [MOD_WIDTH-1:0] modifier,
16
    `endif
17
18
        output reg [WIDTH-1:0] result,
19
        output reg carry_out,
20
21
        // dft
22
        input scan_in0,
23
24
        input scan_en,
        input test_mode,
25
        output scan out0
26
   );
27
28
    `ifdef USE_MODIFIER
29
   wire[WIDTH+WIDTH-1:0] temp_rotate_right = {operand, operand} >>
30

→ modifier[MOD WIDTH-2:0];

   wire[WIDTH+WIDTH-1:0] temp_rotate_left = {operand, operand} << modifier[MOD_WIDTH-2:0];</pre>
31
32
   wire[WIDTH+WIDTH+1:0] temp_rotate_right_c = {carry_in, operand, carry_in, operand} >>
33
    → modifier;
   wire[WIDTH+WIDTH+1:0] temp_rotate_left_c = {carry_in, operand, carry_in, operand} <</pre>
34
    → modifier;
    `endif
35
36
   always @(*) begin
37
38
        case (opcode)
39
40
            `SRL_SHIFT: begin
41
42
    `ifndef USE MODIFIER
                // shift right logical by 1
43
                result <= {1'b0, operand[WIDTH-1:1]};
44
    `else
45
                // shift right by modifier
46
                result <= operand >> modifier[MOD_WIDTH-2:0];
47
    `endif
48
                 carry_out <= carry_in;</pre>
49
            end
50
51
            `SLL_SHIFT: begin
52
```

```
`ifndef USE_MODIFIER
53
                  // shift left logical by 1
54
                  result <= {operand[WIDTH-2:0], 1'b0};
55
     `else
56
                  // shift left by modifier
57
                  result <= operand << modifier[MOD_WIDTH-2:0];</pre>
58
     `endif
59
                  carry_out <= carry_in;</pre>
60
             end
61
62
              `SRA_SHIFT: begin
63
     `ifndef USE_MODIFIER
64
                  // shift right arithmetic by 1
65
                  result <= {operand[WIDTH-1], operand[WIDTH-1:1]};</pre>
66
     `else
67
                  // shift right arithmetic by modifier
68
                  result <= operand >>> modifier[MOD_WIDTH-2:0];
69
     `endif
70
                  carry_out <= carry_in;</pre>
71
              end
72
73
              `RTR SHIFT: begin
74
     `ifndef USE_MODIFIER
75
                  // rotate right by 1
76
                  result <= {operand[0], operand[WIDTH-1:1]};
77
     `else
78
                  // rotate right by modifier
79
                  result <= temp_rotate_right[WIDTH-1:0];</pre>
80
     `endif
81
                  carry_out <= carry_in;</pre>
82
              end
83
84
              `RTL_SHIFT: begin
85
     `ifndef USE_MODIFIER
86
                  // rotate left
87
                  result <= {operand[WIDTH-2:0], operand[WIDTH-1]};</pre>
88
     `else
89
                  // rotate left by modifier
90
                  result <= temp_rotate_left[WIDTH+WIDTH-1:WIDTH];</pre>
91
     `endif
92
                  carry_out <= carry_in;</pre>
93
              end
94
95
              `RRC_SHIFT: begin
96
     `ifndef USE_MODIFIER
97
                  // rotate right through carry
98
                  result <= {carry_in, operand[WIDTH-1:1]};</pre>
99
                  carry_out <= operand[0];</pre>
100
     `else
101
```

```
102
                   // rotate right through carry by modifier
103
                   result <= temp rotate right c[WIDTH-1:0];
104
                   carry_out <= temp_rotate_right_c[WIDTH];</pre>
105
     `endif
106
              end
107
108
              `RLC_SHIFT: begin
109
     `ifndef USE MODIFIER
110
                   // rotate left through carry
111
                   result <= {operand[WIDTH-2:0], carry_in};</pre>
112
                   carry_out <= operand[WIDTH-1];</pre>
113
     `else
114
                   // rotate left through carry by modifier
115
                   result <= temp_rotate_left_c[WIDTH+WIDTH:WIDTH+1];</pre>
116
                   carry_out <= temp_rotate_left_c[WIDTH];</pre>
117
     `endif
118
119
              end
120
              default: begin
121
                  result <= operand;</pre>
122
                   carry_out <= carry_in;</pre>
123
              end // default
124
125
         endcase // opcode
126
127
     end // always @(*)
128
129
130
     endmodule // cjg_alu
```

### II.1.7 Data Stack

```
cjg_mem_stack.v
module cjg_mem_stack #(parameter WIDTH = 32, DEPTH = 32, ADDRW = 5) (
1
 2
         input clk,
3
         input reset,
         input [WIDTH-1:0] d,
 5
         input [ADDRW-1:0] addr,
 6
 7
         input push,
         input pop,
 8
 9
        output reg [WIDTH-1:0] q,
10
11
         // dft
12
13
         input scan_in0,
```

```
input scan_en,
14
        input test_mode,
15
        output scan_out0
16
    );
17
18
    reg [WIDTH-1:0] stack [DEPTH-1:0];
19
    integer i;
20
21
22
    always @(posedge clk or negedge reset) begin
23
        if (~reset) begin
24
             q \le {WIDTH{1'b0}};
25
             for (i=0; i < DEPTH; i=i+1) begin
26
                 stack[i] <= {WIDTH{1'b0}};
27
             end
28
        end
29
        else begin
30
             if (push) begin
31
                 stack[addr] <= d;</pre>
32
             end
33
             else begin
34
                 stack[addr] <= stack[addr];</pre>
35
36
             end
37
             q <= stack[addr];</pre>
38
        end
39
40
    end
41
    endmodule // cjg_mem_stack
```

#### II.1.8 Call Stack

```
_____ cjg_stack.v
_____ cjg_stack.v
_____ cjg_stack.v
1
2
        input clk,
3
        input reset,
        input [WIDTH-1:0] d,
5
        input push,
6
7
        input pop,
8
        output [WIDTH-1:0] q,
9
10
        // dft
11
        input scan_in0,
12
13
        input scan_en,
```

```
input test_mode,
14
        output scan_out0
15
    );
16
17
    reg [WIDTH-1:0] stack [DEPTH-1:0];
18
    integer i;
19
    assign q = stack[0];
20
21
    always @(posedge clk or negedge reset) begin
22
         if (~reset) begin
23
             for (i=0; i < DEPTH; i=i+1) begin
24
                  stack[i] <= {WIDTH{1'b0}};
             end
26
27
        end
        else begin
28
             if (push) begin
29
                  stack[0] <= d;</pre>
30
                  for (i=1; i < DEPTH; i=i+1) begin
31
                       stack[i] <= stack[i-1];</pre>
32
                  end
33
34
             end
             else if (pop) begin
35
                  for (i=0; i < DEPTH-1; i=i+1) begin
                       stack[i] <= stack[i+1];</pre>
37
                  end
                  stack[DEPTH-1] <= 0;</pre>
39
40
             end
             else begin
41
                  for (i=0; i < DEPTH; i=i+1) begin
42
                       stack[i] <= stack[i];</pre>
43
                  end
44
             \quad \text{end} \quad
45
         end
46
    end
^{47}
48
    endmodule // cjg_stack
49
```

## II.1.9 Testbench

```
cjg_risc_test.v

include "src/cjg_opcodes.vh"

// must be in mif directory
define MIF "myDouble"

// define TEST_ALU
```

```
7
   module test;
   // tb stuff
10
   integer i;
11
12
   // system ports
13
   reg clk, reset;
14
   wire clk_p1, clk_p2;
15
16
   // dft ports
17
   wire scan_out0;
18
   reg scan_in0, scan_en, test_mode;
19
20
   always begin
^{21}
        \#0.5 \text{ clk} = \text{~clk}; // 1000 \text{ MHz clk}
22
23
   end
24
   // program memory
25
   reg [7:0] pm [0:65535];
                                 // program memory
26
   reg [31:0] pm_out;
                                // program memory output data
27
   wire [15:0] pm_address;
                                 // program memory address
28
29
   // data memory
30
   reg [7:0] dm [0:65535];
                                 // data memory
   reg [31:0] dm_out;
                                // data memory output
32
   wire [31:0] dm_data;
                                 // data memory input data
                                 // data memory write enable
   wire dm_wren;
34
   wire [15:0] dm_address;
                                 // data memory address
36
   always @(posedge clk_p2) begin
37
        if (dm_wren == 1'b1) begin
38
            dm[dm_address+3] = dm_data[31:24];
39
            dm[dm_address+2] = dm_data[23:16];
40
            dm[dm_address+1] = dm_data[15:8];
41
            dm[dm_address] = dm_data[7:0];
42
43
        pm_out = {pm[pm_address+3], pm[pm_address+2], pm[pm_address+1], pm[pm_address]};
44
        dm_out = {dm[dm_address+3], dm[dm_address+2], dm[dm_address+1], dm[dm_address]};
45
46
   end
47
   // inputs
48
                                 // button inputs
   reg [31:0] gpio_in;
49
   reg [3:0] ext_interrupt_bus; //external interrupts
51
   // outputs
52
   wire [31:0] gpio_out;
53
   `ifdef TEST_ALU
```

```
56
    reg [31:0] alu_a, alu_b;
57
    reg [3:0] alu_opcode;
58
    wire [31:0] alu_result;
    wire alu_c, alu_n, alu_v, alu_z;
60
61
    reg [31:0] tb_alu_result;
62
63
    cjg_alu alu(
64
         .a(alu_a),
65
         .b(alu_b),
66
         .opcode(alu_opcode),
67
68
         .result(alu_result),
69
         .c(alu_c),
70
         .n(alu_n),
71
         .v(alu_v),
72
         .z(alu_z)
73
    );
74
     `endif
75
76
    cjg_risc top(
77
         // system inputs
78
         .reset(reset),
79
         .clk(clk),
80
         .gpio_in(gpio_in),
81
         .ext_interrupt_bus(ext_interrupt_bus),
82
83
         // generated clock phases
84
         .clk_p1(clk_p1),
85
         .clk_p2(clk_p2),
86
87
         // system outputs
88
         .gpio_out(gpio_out),
89
90
         // program memory
91
         .pm out(pm out),
92
         .pm_address(pm_address),
93
94
         // data memory
95
         .dm_data(dm_data),
96
         .dm_out(dm_out),
97
         .dm_wren(dm_wren),
98
         .dm_address(dm_address),
99
100
         // dft
101
         .scan_in0(scan_in0),
102
         .scan_en(scan_en),
103
         .test_mode(test_mode),
104
```

```
.scan_out0(scan_out0)
105
    );
106
107
    initial begin
108
        $timeformat(-9,2,"ns", 16);
109
    `ifdef SDFSCAN
110
         $sdf_annotate("sdf/cjg_risc_tsmc065_scan.sdf", test.top);
111
     `endif
112
113
    `ifdef TEST_ALU
114
        // ALU TEST
115
        alu_a = 32'hfffffffc;
116
         alu_b = 32'hfffffffe;
117
         alu_opcode = `ADD_ALU;
118
119
         #10 tb_alu_result = alu_result;
120
121
         $display("alu_result = %x", tb_alu_result);
122
         $display("internal_result = %x", alu.internal_result);
123
         display("alu_c = %x", alu_c);
124
         $display("alu_n = %x", alu_n);
125
         $display("alu_v = %x", alu_v);
126
         $display("alu_z = %x", alu_z);
127
128
         $finish;
129
    `endif
130
131
    // RISC TEST
132
133
         // init memories
134
         $readmemh({"mif/", `MIF, ".mif"}, pm);
135
         $readmemh({"mif/", `MIF, "_dm", ".mif"}, dm);
136
         $display("Loaded %s", {"mif/", `MIF, ".mif"});
137
         // reset for some cycles
138
         assert_reset;
139
        repeat (3) begin
140
             @(posedge clk);
141
         end
142
143
         // come out of reset a little before the edge
144
        #0.25 deassert_reset;
145
        @(posedge clk_p1);
146
147
148
        gpio_in = 12;
149
         // run until program reaches end of memory
150
        while (!(^pm_out === 1'bX) && (pm_out != 32'hffffffff) && (gpio_out !=
151
         → 32'hDEADBEEF)) begin
            @(posedge clk_p1);
152
```

```
end
153
154
         $display("Trying to read from unknown program memory");
155
156
         // run for a few more clock cycles to empty the pipeline
157
         repeat (6) begin
158
             @(posedge clk);
159
         end
160
161
         $display("gpio_out = %x", gpio_out);
162
     `ifndef SDFSCAN
163
         print_reg_file;
164
     `endif
165
         //print_stack;
166
         $display("DONE");
167
         $stop;
168
    end // initial
169
170
     `ifndef SDFSCAN
171
    task print_reg_file; begin
172
         $display("Register Contents:");
173
         for (i=0; i<32; i=i+1) begin
174
             $display("R%Od = 0x%X", i, top.reg_file[i]);
         end
176
         $display({30{"-"}});
177
    end
178
    endtask // print_reg_file
179
180
    task print_stack; begin
181
         $display("Stack Contents:");
182
         for (i=0; i<32; i=i+1) begin
183
             $display("S%0d = 0x%X", i, top.data_stack.stack[i]);
184
         end
185
         $display({30{"-"}});
186
    end
187
    endtask // print_stack
188
     `endif
189
190
191
    task assert reset; begin
         // reset dft ports
192
         scan_in0 = 1'b0;
193
         scan en = 1'b0;
194
         test mode = 1'b0;
195
196
197
         // reset system inputs
         clk = 1'b0;
198
         reset = 1'b0;
199
         gpio_in = 32'b0;
200
         ext_interrupt_bus = 4'b0;
201
```

```
202 end
203 endtask // assert_reset
204
205 task deassert_reset; begin
206    reset = 1'b1;
207 end
208 endtask // deassert_reset
209
210 endmodule // test
```

# II.2 ELF to Memory

```
\_ elf2mem.py \_
   #!/usr/bin/env python
1
   import argparse
   import elffile
   import os
   import sys
6
   def getData(section, wordLength):
8
        data = []
9
        buf = section.content
10
11
        tmp = 0
12
        for i in range(0, len(buf)):
13
            byte = ord(buf[i]) # transform the character to binary
14
            tmp |= byte << (8 * (i%wordLength)) # shift it into place in the word
15
16
            if i%wordLength == wordLength-1: # if this is the last byte in the word
17
                data.append(tmp)
18
                tmp = 0
19
20
21
        return data
22
   def main(args):
23
        if not os.path.isfile(args.elf):
24
            print "error: cannot find file: {}".format(args.elf)
25
            return 1
26
        else:
27
            with open(args.elf, 'rb') as f:
                ef = elffile.open(fileobj=f)
29
                section = None
30
31
32
                if args.section is None:
```

```
# if no section was provided in the arguments list all available
33
                    sections = [section.name for section in ef.sectionHeaders if
34

    section.namel

                    print "list of sections: {}".format(" ".join(sections))
35
                    return 0
36
                else:
37
                    sections = [section for section in ef.sectionHeaders if section.name ==
38

→ args.section][:1]
                    if len(sections) == 1:
39
                        section = sections[0]
40
                    else:
41
                        section = None
43
                if not section:
44
                    print "error: could not find section with name:
45

→ {}".format(args.section)
                    return 0
46
                elif elffile.SHT.bycode[section.type] !=
47
                → elffile.SHT.byname["SHT_PROGBITS"]:
                    print "error: section has invalid type:
48
                     → {}".format(elffile.SHT.bycode[section.type])
                    return 0
49
                elif len(section.content) % args.length != 0:
                    print "error: {} data ({} bytes) does not align with a word length of
51
                     → {} bytes".format(section.name, len(section.content), args.length)
                    return 0
52
                # get the binary data from the section and align it to words
54
                data = getData(section, args.length)
55
56
            # write the data by word to a readmem formatted file
57
58
            out += "// Converted from the {} section in {}\n".format(section.name,
59
            → args.elf)
            out += "// $ {}\n".format(" ".join(sys.argv))
60
            out += "\n"
61
62
            counter = 0
63
            for word in data:
64
                out += "@{:08X} {:0{pad}X}\n".format(counter, word, pad=args.length*2)
65
                counter += args.addresses
66
            if args.output:
68
69
                # write the output to a file
                with open(args.output, "wb") as outputFile:
70
                    outputFile.write(out)
            else:
72
                # write the output to stdout
73
                sys.stdout.write(out)
74
```

```
75
76
   if name == " main ":
77
       parser = argparse.ArgumentParser(description="Extract a section from an ELF to
78
       → readmem format")
       parser.add_argument("-s", "--section", required=False, metavar="section", type=str,
79
       → help="The name of the ELF section file to output")
       parser.add_argument("-o", "--output", required=False, metavar="output", type=str,
       → help="The path to the output readmem file (default: stdout)")
       parser.add_argument("-1", "--length", required=False, metavar="length", type=int,
       → help="The length of a memory word in number of bytes (default: 1)", default=1)
       parser.add_argument("-a", "--addresses", required=False, metavar="address",
82

→ type=int, help="The number of addresses to increment per word", default=1)

       parser.add_argument("elf", metavar="elf-file", type=str, help="The input ELF file")
83
       args = parser.parse_args()
84
85
       main(args)
86
```